T. Kohonen, Self-Organizing Maps, Third Edition, p.29, 2001.

D. Wiklund and D. Liu, SoCbus: Switched network on chip for hard real time embedded systems, Parallel and Distributed Processing Symposium, 2003.

P. P. Pande, Design of a Switch for Network on Chip Applications, Circuits and Systems, ISCAS '03. International Symposium on, pp.217-220, 2003.

T. Kuremoto, Parameterless-Growing-SOM and Its Application to a Voice Instruction Learning System, Journal of Robotics, vol.2010, p.9, 2010.

L. Chen, An improved SOM algorithm and its application to color feature extraction, Journal of Neural Comput and Applic, vol.24, p.17591770, 2013.

A. De, A parallel adaptive segmentation method based on SOM and GPU with application to MRI image processing, Journal of Neurocomputing, vol.198, pp.180-189, 2015.

H. Hikawa and Y. Maeda, Improved learning performance of hardware self-organizing map using a novel neighborhood function, IEEE Transactions on Neural Networks and Learning Systems, vol.26, pp.2861-2873, 2015.

J. Lachmair, A reconfigurable neuroprocessor for self-organizing feature maps, Journal of Neurocomputing, vol.112, pp.189-199, 2013.

H. Tamukoh and M. Sekine, A Dynamically Reconfigurable Platform for Self-Organizing Neural Network Hardware, Part II, pp.439-446, 2010.
DOI : 10.1007/978-3-642-17534-3_54

S. Carrillo, Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive networkon-chip routers, Journal of Neural Networks, vol.33, pp.42-57, 2012.
DOI : 10.1016/j.neunet.2012.04.004

M. Abadi, A Scalable Flexible SOM NoC-based Hardware Architecture, Advances in Intelligent Systems and Computing, vol.428, pp.165-175, 2016.
DOI : 10.1007/978-3-319-28518-4_14

URL : https://hal.archives-ouvertes.fr/hal-02065672