T. Kohonen, Self-organizing map, 2001.

P. Kolinummi, Parallel implementation of SOM on the partial tree shape neurocomputer, vol.12, pp.171-182, 2000.

T. Talaska, Analog programmable distance calculation circuit for winner takes all neural network realized in the cmos technology, 2015.

M. Abuelma'ati, A reconfigurable gaussian/triangular basis functions computation circuit, Analog Int. Circ. and Sig. Proc, vol.47, issue.1, pp.53-64, 2006.

M. Kolasa, R. Lugosz, W. Pedrycz, and M. Szulc, A programmable triangular neighborhood function for a kohonen self-organizing map implemented on chip, Neural Networks, vol.25, pp.146-160, 2012.

A. Ramirez-agundis, A hw design of a massive-parallel, modular NN-based vq for rt video coding, Microp. and Micros, vol.32, issue.1, pp.33-44, 2008.

H. Hikawa and Y. Maeda, Improved learning performance of hardware selforganizing map using a novel neighborhood function, 2015.

J. Lachmair, A reconfigurable neuroprocessor for self-organizing feature maps, Neurocomputing, vol.112, pp.189-199, 2013.

C. C. Aggarwal, On the surprising behavior of distance metrics in high dimensional space, 2001.

I. Manolakos and E. Logaras, High throughput systolic som ip core for fpgas, Acoustics, Speech and Signal Processing, vol.2, p.61, 2007.

L. Benini and G. De-micheli, Networks on chips: a new soc paradigm, Computer, vol.35, pp.70-78, 2002.

W. Dally and B. Towles, Route packets, not wires: on-chip interconnection networks, Design Automation Conference, pp.684-689, 2001.