Networks on chips: a new SoC paradigm, IEEE Computer, 2002. ,
Network on chip: An architecture for billion transistor era, Proc. of the International NorChip Conference, 2000. ,
A generic architecture for onchip packet-switched interconnections, Proc. Design and Test in Europe (DATE), pp.250-256, 2000. ,
URL : https://hal.archives-ouvertes.fr/hal-01573605
A network on chip architecture and design methodology, Proc. IEEE Computer Society Annual Symp. on VLSI, pp.117-124, 2002. ,
Route packets, not wires: Onchip interconnection networks, Proc. Design Automation Conf. (DAC), pp.683-689, 2001. ,
An interconnect architecture for networking systems on chips, IEEE Micro, vol.22, issue.5, pp.36-45, 2002. ,
Design of a switch for network on chip applications, Proc. Int. Symp. Circuits and Systems (ISCAS), vol.5, pp.217-220, 2003. ,
Performance evaluation and design trade-offs for networkon-chip interconnect architectures, IEEE Trans. Comput, vol.54, issue.8, pp.1025-1040, 2005. ,
Dynoc: A dynamic infrastructure for communication in dynamically reconfigurable devices, International Conf. on FPL, 2005. ,
Packet routing in dynamically changing networks on chip, Proc. of 19th IEEE International Parallel and Distributed Symposium, 2005. ,
Dynamic interconnection of reconfigurable modules on reconfigurable devices, Design & Test of Computers, vol.22, pp.443-451, 2005. ,