FPGA Implementation of Ultra-High Speed and Configurable Architecture of Direct/Inverse Discrete Wavelet Packet Transform Using Shared Parallel FIR Filters - Université de Lorraine Access content directly
Journal Articles Advances in Science, Technology and Engineering Systems Journal Year : 2018

Dates and versions

hal-03293399 , version 1 (21-07-2021)

Identifiers

Cite

Mouhamad Chehaitly, Mohamed Tabaa, Fabrice Monteiro, Juliana Srour, Abbas Dandache. FPGA Implementation of Ultra-High Speed and Configurable Architecture of Direct/Inverse Discrete Wavelet Packet Transform Using Shared Parallel FIR Filters. Advances in Science, Technology and Engineering Systems Journal, 2018, 3 (5), pp.116-107. ⟨10.25046/aj030516⟩. ⟨hal-03293399⟩
26 View
0 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More