# Voltage Flip Efficiency Enhancement for Piezo Energy Harvesting 

Vincent Frick, Liana Wassouf, Ehsan Jamshidpour

## To cite this version:

Vincent Frick, Liana Wassouf, Ehsan Jamshidpour. Voltage Flip Efficiency Enhancement for Piezo
Energy Harvesting. Electronics, 2021, 10.3390/electronics10192400 . hal-03355103

## HAL Id: hal-03355103 <br> https://hal.univ-lorraine.fr/hal-03355103

Submitted on 26 Jun 2023

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. publics ou privés.

Distributed under a Creative Commons Attribution 4.0 International License

# Voltage Flip Efficiency Enhancement for Piezo Energy Harvesting 

Vincent Frick ${ }^{1, *(\mathbb{D})}$, Liana Wassouf ${ }^{1}$ and Ehsan Jamshidpour ${ }^{2}$ (D)<br>1 ICube Laboratory, University of Strasbourg/CNRS, F-67037 Strasbourg, France; wassouf@unistra.fr<br>2 GREEN Laboratory, University of Lorraine, F-54505 Vandœuvre-lès-Nancy, France; ehsan.jamshidpour@univ-lorraine.fr<br>* Correspondence: vincent.frick@unistra.fr

Citation: Frick, V.; Wassouf, L.; Jamshidpour, E. Voltage Flip Efficiency Enhancement for Piezo Energy Harvesting. Electronics 2021, 10, 2400. https://doi.org/10.3390/ electronics10192400

Academic Editor: Fabian Khateb

Received: 1 September 2021
Accepted: 27 September 2021
Published: 1 October 2021
Corrected: 21 April 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.


Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/).


#### Abstract

In this paper, we analyze the effect of an enhanced voltage flip technique on the power performance of a piezoelectric energy harvester. The enhanced voltage flip principle is based on a synchronized-switch-based architecture, and is referred to as FAR (Full Active Rectifier). It uses a tiny amount of the stored charge to boost the voltage flip. This work aims to demonstrate that, beside the enhanced flip efficiency, the FAR also contributes to improve the power efficiency of the harvester, especially under changing load constraint. Therefore, the paper proposes a thorough comparison between the FAR and its conventional counterpart, the Switch-only technique. The FAR is easy to implement and does not require any external inductor or capacitor. It only needs a reduced set of switches, an active diode and a simple control sequence, and can thus be implemented on a fully integrated circuit. The FAR can be used as a standalone voltage flip solution or in addition to further boost the flip efficiency in a state-of-the-art architecture such as SSHC for example. Tests were performed on a $0.35-\mu \mathrm{m}$ process CMOS prototype IC. Experimental results revealed that the FAR extracts $19.1 \mu W$ from an off-the-shelf piezoelectric transducer when the output voltage is regulated at 1 V with 1 V open-circuit voltage and delivers up to $20 \%$ more power than the conventional Switch-only technique under load constraint. It also shows over $11 \times$ power efficiency improvement compared to a conventional diode-based full bridge rectifier.


Keywords: energy harvesting; piezoelectric transducer; active rectifier; integrated circuit

## 1. Introduction

With the advent of IoT, the need for portable, and self-powered devices has been dramatically increasing. Batteries are still the most common way of powering embedded applications. Yet, due to their size, weight, impractical replacement, limited lifetime, and above all environmental impact, batteries tend to become unwelcomed in ultra-compact ultra-low power applications.

Harvesting energy from ambient background (solar, eolian, thermal, kinetic, etc.), has been a hot research topic over the last years. The goal is to do without batteries by implementing highly efficient dynamic power generators. In particular, the literature reports many implementations of kinetic harvesters involving piezoelectric devices Çiftci et al. [1], Chen et al. [2], Du and Seshia [3], Sanchez et al. [4], inductive devices Rahimi et al. [5], and electrostatic (capacitive) devices Tao et al. [6], Stanzione et al. [7].

Piezoelectric energy harvesters (PEH) are among the most investigated and popular kinetic energy harvesting systems, first because of the wide availability of ambient vibration sources, and second because they can achieve relatively high power density, i.e., from tens to several hundreds of microwatts per cubic centimeter, compared to the capacitive or inductive conversion principles. Moreover, they are easy to combine with conventional integrated circuit technologies Stanzione et al. [7]. Figure 1 shows the basic topology of a PEH system. It breaks down into three core parts: (1) A piezoelectric transducer (PT). (2) An interface and control circuit (IC). (3) Storage and load elements.


Figure 1. Piezoelectric harvesting system.
Thanks to the piezoelectric properties of its material, the PT turns the mechanical energy into electrical energy. The equivalent electrical model of the PT consists in the parallel combination of an AC current source, which provides the current $I_{\text {peh }}$ proportional to mechanical excitation, with an inherent piezoelectric capacitor $C_{p e h}$. The storage element can be a supercapacitor $C_{L}$, and the load is usually modelled as a resistor $R_{L}$. Note that $R_{L}$ may change dynamically according to the power requirements of loads such as sensors or wireless modules for instance. The main role of the interface circuit is to rectify the AC voltage of the PT, $V_{p e h}$, and provide the system with stable voltage supply. Ideally, the voltage supply should be independent of the load but in practice, a change in the value of $R_{L}$ can strongly affect the power efficiency of the harvester.

The most common interface circuit for rectifying $V_{\text {peh }}$ is a Full-Bridge Rectifier (FBR). Yet, the voltage drop across the rectifying diodes makes the FBR unsuitable for low-voltage PT (i.e., $V_{\text {peh }}$ in the 1 V range or below). In order to circumvent the diodes' threshold issue, Herbawi et al. [8] proposed the principle of active rectification that uses a negative voltage converter (NVC) combined to a series-connected active diode (AD) instead of the FBR Peters et al. [9]. The NVC acts like an FBR but uses transistors instead of diodes, thus yielding lower voltage drop across the rectifier. The AD prevents $C_{L}$-to-PT current backflow.

Furthermore, the combination of the inherent capacitor $C_{p e h}$ in parallel with $I_{p e h}$ causes $I_{p e h}$ and $V_{p e h}$ to be normally in phase quadrature. This contributes to further dramatically hamper FBR efficiency because $C_{p e h}$ needs to discharge and recharge at each zero-crossing moment of $I_{p e h}$. Numerous interface topologies and architectures have been proposed to improve power efficiency by applying nonlinear synchronous switching Richard et al. [10]. All these architectures use external devices, i.e.inductor and/or capacitor, to handle the charge of $C_{p e h}$. Synchronous Electric Charge Extraction (SECE) consists in extracting the energy accumulated in $C_{\text {peh }}$ by transferring it into an inductor, which in turn transfers it into the storage device Hehn et al. [11], Dini et al. [12], Shi et al. [13], Morel et al. [14,15]. SECE alleviates the load dependency of the system but requires a bulky inductor and tends to have degraded performance for periodic excitation of PT. Synchronized Switch Harvesting architectures reuse the own charge of $C_{p e h}$ to invert the polarity of $V_{p e h}$ upon $I_{p e h}$ zerocrossing. They employ either an inductor (SSHI) (Sanchez et al. [4], Du et al. [16], Ramadass and Chandrakasan [17], Wu et al. [18], Chamanian et al. [19,20]) or a set of capacitors (SSHC) ( Chen et al. [2], Du and Seshia [3], Chen et al. [21], Hong et al. [22]) to store the charge of $C_{\text {peh }}$ temporarily before sending it back once the electrodes of the PT have been swapped. Architectures combining both an inductor and a capacitor have also been reported in Çiftci et al. [23] and Çiftci et al. [1]. Synchronized-switch-based architectures globally achieve better power efficiency than SECE for both shock and periodic excitation. According to Ramadass and Chandrakasan [17], full voltage flip of $V_{p e h}$ could theoretically allow very high (i.e., infinite) efficiency. Yet, in practice the characteristics of the components strongly limit the voltage flip efficiency, and $I_{p e h}$ still needs to provide $C_{p e h}$ with complementary charge prior to transferring energy from the PT to $C_{L}$ and $R_{L}$. Moreover, SSHC and SSHI architectures have load-dependent performance, which means that the power efficiency strongly depends on changes in $R_{L}$ and/or the excitation's amplitude. Çiftci et al. [1]
proposed a circuit that reduces the load-dependency of the power efficiency. But such systems require more complex control.

Therefore, there is a genuine interest in proposing an easy-to-implement synchronized switch architecture that both achieves high-efficiency voltage flip and is able to maintain fair power efficiency during transient changes of the load $R_{L}$. Enhancing the voltage flip minimizes the charge needed by $C_{p e h}$ and thus allows to extract energy from the PT shortly after the voltage flip. This point is particularly critical in low-voltage systems, i.e., $V_{\text {peh }} \leq 1 \mathrm{~V}$, that harvest power in the tens of microwatts range.

In this paper, we demonstrate the benefit of a synchronized-switch-based architecture, referred to as full active rectifier (FAR) and first proposed in Wassouf et al. [24], to alleviate the load influence of the piezoelectric energy harvester. The FAR is based on the SSHC concept that consists in flipping $V_{\text {peh }}$ by means of a capacitor, but has much simpler control and needs no additional capacitors. In terms of power performance, the FAR is similar to the Switch-only principle Ramadass [25], and thus performs worse than state-of-the-art SSHI or SSHC. But it is important to note that, discussing raw absolute performance is not the point of this paper. The key result we propose here is the theoretical and experimental proof that thanks to the voltage flip enhancement, the FAR achieves better power efficiency under load constraint than Switch-only. It is yet also important to note that the proposed technique may be applied in addition to state-of-the-art voltage flip architectures that reuse the charge of $C_{p e h}$ (i.e., SSHI and SSHC), and hence contribute to enhance their performance.

The paper is organized as follows: Section 2 presents the enhanced voltage flip concept, the FAR IC topology, its operation principle, and provides a thorough analysis of charge loss and power performance compared to Switch-only. Section 3 provides experimental results. Finally, Section 4 concludes this paper.

## 2. Enhanced Voltage Flip

The voltage flip enhancement technique that we propose consists in recharging $C_{p e h}$ with $C_{L}$. At first glance, the concept of reusing the stored charge may appear as counter intuitive but in this section, we demonstrate that it contributes to enhance the power efficiency of the harvester. At each zero-crossing instant of $I_{\text {peh }}$, the piezo capacitor $C_{\text {peh }}$ is first shorted, and then immediately recharged with a fraction of the charge from the storage capacitor $C_{L}$ Wassouf et al. [24]. In the following sections, the proposed concept will be referred to as the FAR.

The concept is based on the use of a large storage capacitance $C_{L}$, which should be at least one order of magnitude greater than $C_{p e h}$. This can easily be admitted because storage capacitances have usually large values. As discussed in Section 2.3, the concept also imperatively needs the rectified voltage $V_{\text {rec }}$ to be regulated, in order to ensure optimal power extraction of the proposed harvester.

For comparison purpose, because the FAR and the conventional Switch-only principle have a priori the same energy balance, we designed the FAR integrated circuit architecture presented below. This circuit allows to implement both FAR and Switch-only modes.

### 2.1. FAR IC Topology

Figure 2 presents the topology of the FAR IC. A set of switches ( $S W_{0}$ to $S W_{3}$ ) consisting of transmission gates (TG) is connected to an active diode (AD) to form the rectifying part of the system. The logic control block (CB) of Figure 3 performs the switching sequence described below. The circuit also features a voltage regulator (VR) Du and Seshia [3], a ring oscillator (RO) Ferreira and Galup-Montoro [26], and switch drivers (SD). The later include a charge pump Tsuji et al. [27] and level shifters Du and Seshia [3], Matsuzuka et al. [28] that are needed to control the switches properly. Note that blocks VR, RO and SD are standard functions, which are largely documented in the state-of-the-art literature. Therefore, they are not further detailed in this paper.


Figure 2. Full Active Rectifier (FAR) IC architecture Wassouf et al. [24].


Figure 3. Architecture of the control block.
The AD is used for both preventing the current from flowing back from $C_{L}$ and detecting the zero-crossing moment of $I_{p e h}$. It comprises a PMOS switch and an ultra-low power comparator proposed in Du and Seshia [3]. When the voltage at node $V_{s p}$ drops below the rectified output voltage $V_{\text {rec }}$ (Figure 2), the PMOS switch of AD is turned off, and the voltage flip operation is triggered as explained below.

### 2.2. FAR Operation Principle

The zero-crossing of $I_{p e h}$ causes the AD's comparator output signal $A D_{\text {comp }}$ to go high. $A D_{\text {comp }}$ triggers the signal sequence generated by $C B$. The CB signals control in turn the AD and the switches $S W_{0}$ to $S W_{3}$.

Figure 3 shows the architecture of CB . Signal $A D_{\text {ctrl }}$ controls the PMOS switch of AD, signal $\Phi_{0}$ controls $S W_{0}$, signals $\Phi_{P}$ and $\Phi_{N}$ both control switches $S W_{1}$ and $S W_{2}$, and signal $\Phi_{K}$ controls $S W_{3}$. Figure 4 shows the sequence and its effect on the PEH's voltages, while Table 1 shows the operating scheme of the switches according to the control signals. It is worth noticing that the voltage flip operation is triggered by signal $A D_{c t r l}$ and thus the control block auto-adapts according to the zero-crossing moment of $I_{\text {peh }}$ regardless of the PT's excitation frequency $f_{\text {ex }}$.

The operation of the FAR breaks down into 3 phases.

### 2.2.1. Shorting Phase

Signal $A D_{\text {comp }}$ acts as the clock signal of a D flip-flop whose data input is set to a constant logic "high" state (Figure 3). When $A D_{\text {comp }}$ goes high, a trigger signal TRIG turns on signals $\Phi_{P}$ and $\Phi_{N}$ simultaneously, which puts switches $S W_{1}$ and $S W_{2}$ in high impedance, i.e., off (Table 1). In the meantime, signal $\Phi_{0}$ turns on $S W_{0}$ (Figure 4), which shorts $C_{p e h}$. Signal TRIG remains high until $C_{p e h}$ is discharged. The duration of the shorting phase $\tau_{\Phi_{0}}$ depends on the value of $C_{p e h}$ and the resistance of $S W_{0}$. The TGs used to implement the switches have very low ON-resistance, typically around $15 \Omega$. Assuming $C_{p e h}=100 \mathrm{nF}$, based on the off-the-shelf transducer characteristics (S118-J12S1808YB, Piezo.com, accessed on 1 September 2021) used in the experiments (Section 3), the corresponding $R C$ time constant is thus $1.5 \mu \mathrm{~s}$. The duration $\tau_{\Phi_{0}}$ is controlled by means of a counter (CNT in Figure 3) clocked by the RO signal OSC. This signal is initially used to clock the charge pump used in the switch drivers, and has a frequency of 125 kHz . Therefore, OSC allows controlling $\tau_{\Phi_{0}}$ with $8 \mu \mathrm{~s}$ accuracy. In the proposed system, we used a modulo 4 counter, which thus yields $\tau_{\Phi_{0}}=32 \mu \mathrm{~s}$. This duration is largely sufficient to ensure complete discharging of $C_{p e h}$.

### 2.2.2. Sharing Phase

Once TRIG is reset, i.e., $\overline{T R I G}$ goes high, a toggle sets either $\Phi_{P}$ or $\Phi_{N}$ to high depending on whether $I_{p e h}$ is positive or negative, respectively. When $\Phi_{P}$ is high, $S W_{1}$ is connected to node $V_{s p}$ and $S W_{2}$ is connected to ground, and inversely when $\Phi_{N}$ is high (Table 1). In the meantime, $\Phi_{K}$ goes high, which closes $S W_{3}$ and causes $C_{L}$ to share its charge with $C_{p e h}$. During this sharing phase, $S W_{3}$ is in series with either $S W_{1}$ or $S W_{2}$. Since all switches are implemented with the same TGs, the RC time constant is thus $3 \mu \mathrm{~s}$. Therefore, we also used a modulo 4 counter (Figure 3) to set the duration of the sharing phase $\tau_{\Phi_{K}}=32 \mu \mathrm{~s}$, which is also sufficient to complete the charge transfer.

Table 1. Switches states according to control signals.

| Signal $\quad$ Switch | $S W_{0}$ | $S W_{1}$ | $S W_{2}$ | $\mathrm{SW}_{3}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\Phi_{0}$ | ON | OFF | OFF | OFF |
| $\Phi_{K}$ | OFF | $\frac{V_{S P}\left(I_{\text {peh }}>0\right)}{g^{g n d} d^{(\mathrm{a})}\left(I_{\text {peh }}<0\right)}$ | $\frac{\text { gnd }^{(\mathrm{a})}\left(I_{\text {peh }}>0\right)}{V_{S P}\left(I_{\text {peh }}<0\right)}$ | ON |
| $\Phi_{P}$ | OFF | $V_{S P}$ | gnd ${ }^{(a)}$ | OFF |
| $\Phi_{N}$ | OFF | gnd ${ }^{(a)}$ | $V_{S P}$ | OFF |

At the end of the sharing phase, the value of $V_{\text {peh }}$ across $C_{p e h}$ is $V_{b u i l t}$ :

$$
\begin{equation*}
V_{\text {built }}=\frac{\left(Q_{L}+Q_{p e h}\right)}{\left(C_{L}+C_{p e h}\right)} \tag{1}
\end{equation*}
$$

$V_{\text {built }}$ only depends on the charge $Q_{L}$ stored in $C_{L}$, the charge of $C_{p e h}$ being $Q_{p e h}=0$ after the shorting phase. If $C_{L} \gg C_{p e h}$, then $\left|V_{\text {built }}\right|=V_{\text {rec }} \simeq V_{\text {recmax }}$, which is the value of $V_{\text {rec }}$ right before the voltage flip operation is triggered (see Figure 4). Note that, $V_{\text {built }}$ continuously increases as $C_{L}$ charges.

### 2.2.3. Power Extraction Phase

Once $C_{p e h}$ is recharged, $S W_{3}$ turns off while either $S W_{1}$ or $S W_{2}$ remains on, depending on whether $I_{p e h}$ is negative ( $\Phi_{N}$ high) or positive ( $\Phi_{P}$ high), respectively (Figure 4 ). Since the terminals of the PT are swapped by $S W_{1}$ and $S W_{2}$ at each phase inversion of $I_{p e h}$, this
procudes the rectifying of $V_{\text {peh }}$ (i.e., $V_{s p}=\left|V_{p e h}\right|$ ). In this phase, the AD's PMOS switch turns on as soon as $\left|V_{p e h}\right|>V_{\text {rec }}$, which in turn connects the PT to $C_{L}$. As a result, most of the charges transfer directly from PT to $C_{L}$ and $R_{L}$.

Note that the PMOS switch turns on very shortly after the sharing phase, since the voltage at node $V_{s p}$ is $\left|V_{p e h}\right|=\left|V_{b u i l t}\right|=V_{\text {rec }}$ as mentioned in Section 2.2.2. This has significant consequence on the power efficiency as discussed in Section 2.3.


Figure 4. Voltage and current waveforms of PEH, and control signals.

### 2.3. Power Performance Analysis

If we suppose that $I_{p e h}$ is a sine current source such as

$$
\begin{equation*}
I_{p e h}(t)=\hat{I}_{p e h} \cdot \sin \left(2 \pi f_{e x} t\right) \tag{2}
\end{equation*}
$$

where $\hat{I}_{p e h}$ represents the amplitude and $f_{e x}$ is the vibration frequency, then the expression of the open-circuit voltage $V_{O C}$ across the PT is given by:

$$
\begin{equation*}
V_{O C}(t)=\hat{V}_{O C} \cdot \sin \left(2 \pi f_{e x} t+\frac{\pi}{4}\right)=\frac{1}{C_{p e h}} \int I_{p e h}(t) d t \tag{3}
\end{equation*}
$$

with $\hat{V}_{O C}$ the open-circuit amplitude. When $V_{O C}(t)$ shifts from $-\hat{V}_{O C}$ to $+\hat{V}_{O C}$, the total amount of charge generated by the PT in half a period is thus (Du and Seshia [3], Ramadass [25]):

$$
\begin{equation*}
Q_{p e h}=2 C_{p e h} \hat{V}_{O C}=\int_{0}^{1 /\left(2 f_{e x}\right)} I_{p e h}(t) d t=\frac{2 \hat{I}_{p e h}}{\omega} \tag{4}
\end{equation*}
$$

where $\omega=2 \pi f_{e x}$.

### 2.3.1. With Infinite $R_{L}$

The total charge loss $Q_{\text {loss }}$ breaks down into two main contributions: $Q_{1}$, lost by $C_{L}$ during the recharging of $C_{p e h}$ (sharing phase) and $Q_{2}$, the charge that goes to $C_{p e h}$ during the power extraction phase, i.e., when $C_{p e h}$ is in parallel with $C_{L}$.

In steady state, when $V_{\text {rec }}$ reaches its maximum value $V_{\text {recmax }}$ (Figure 4) imposed by VR, the expressions for $Q_{1}$ and $Q_{2}$ are

$$
\begin{gather*}
Q_{1}=V_{\text {built }} C_{\text {peh }}=\Delta V \cdot C_{L}  \tag{5}\\
Q_{2}=\left(V_{\text {recmax }}-V_{\text {built }}\right) \cdot C_{\text {peh }}=\Delta V \cdot C_{p e h} \tag{6}
\end{gather*}
$$

where $\Delta V$ represents the ripple of $V_{r e c}$ caused by the recharging of $C_{p e h}$. The total charge loss is then

$$
\begin{equation*}
Q_{l o s s}=C_{p e h} \cdot\left(\Delta V+V_{\text {built }}\right)=C_{p e h} \cdot V_{r e c} \tag{7}
\end{equation*}
$$

From (1) and (5), we may consider $\Delta V \approx 0$ provided that $C_{L} \gg C_{p e h}$. Therefore, we can consider that $C_{L}$ fully recharges $C_{p e h}$, making $Q_{1}=V_{\text {built }} \cdot C_{\text {peh }}$ the principal charge loss (i.e., $Q_{1} \approx Q_{\text {loss }}$ ). We can thus express the total charge stored on $C_{L}$ in half a period as

$$
\begin{equation*}
Q_{L}=Q_{p e h}-Q_{l o s s}=C_{p e h} \cdot\left(2 \hat{V}_{O C}-V_{r e c}\right) \tag{8}
\end{equation*}
$$

and then the total charge on a full period is then $2 Q_{L}$.
Thus, the output power is given by

$$
\begin{equation*}
P_{\text {rec }}=2 V_{\text {rec }} f_{e x} Q_{L}=2 V_{\text {rec }} f_{e x} C_{p e h} \cdot\left(2 \hat{V}_{O C}-V_{\text {rec }}\right) \tag{9}
\end{equation*}
$$

From (9), we can deduce that the maximum power extraction is achieved when $V_{r e c}=\hat{V}_{O C}$, which corresponds to a maximum power

$$
\begin{equation*}
P_{\text {recmax }}=2 C_{p e h} \hat{V}_{O C}^{2} f_{e x} \tag{10}
\end{equation*}
$$

This result shows that the power efficiency is inherently load-dependent because applying a finite value load $R_{L}$ affects $V_{\text {rec }}$, as it would for any synchronized switch harvesting system ( Çiftci et al. [1], Chen et al. [21], Du et al. [29]) and suggests VR should regulate $V_{\text {rec }}$ to $\hat{V}_{O C}$ (Ramadass and Chandrakasan [17]). Moreover, it is identical to Switchonly, the architecture and signals of which are presented in Figure 5.

When $R_{L}$ is infinite and $V_{\text {rec }}$ is regulated to $\hat{V}_{O C}$, the amount of charge needed to recharge either $C_{L}$ (FAR) or $C_{\text {peh }}$ (Switch-only) is $Q_{\text {peh }} / 2$. Yet, energy harvesting systems are meant to supply a finite value load with charges delivered by $C_{L}$ and PT. As demonstrated in the next section and in Section 3.2, the proposed FAR architecture has an impact on the power performance when $R_{L}$ has finite value. Furthermore, since FAR and Switch-only have the same power performance a priori, we compared both architectures.


Figure 5. Switch-only architecture and related signal when $V_{\text {rec }}$ is regulated to $\hat{V}_{O C}$.

### 2.3.2. With Finite $R_{L}$

Figure 6 shows the equivalent electrical model of the PEH during the power extraction phase (i.e., AD is " ON "), when $R_{L}$ has a finite value. Note that this model assumes the series resistances of the switches and ADs are negligible, which is realistic considering $R_{L}$ is around several tens of kilo-ohms as discussed below. The expression of $V_{\text {rec }}$ is given by:

$$
\begin{equation*}
V_{r e c}(t)=K e^{-\frac{t}{\tau}}+\frac{R_{L} \hat{I}_{p e h}}{1+(\tau \omega)^{2}} \sin (\omega t)-\frac{R_{L} \tau \omega \hat{I}_{p e h}}{1+(\tau \omega)^{2}} \cos (\omega t) \tag{11}
\end{equation*}
$$

where $\tau=R_{L} C_{/ /}$and $K$ is the initial condition constant such as $V_{\text {rec }}(0)=V_{\text {built }}$, considering $t=0 \mathrm{~s}$ corresponds to the zero-crossing moment of $I_{p e h}$. Equation (11) applies for $V_{\text {rec }}$ lower than $\hat{V}_{\text {OC }}$. When $V_{\text {rec }}$ reaches $\hat{V}_{\text {OC }}$, it is regulated to this value by VR. Figure 7a shows $V_{\text {rec }}(t)$ for the FAR architecture $\left(V_{\text {rec }}^{\text {FAR }}<\right.$ ) simulated on half a period of $I_{\text {peh }}$ when applying a finite load $R_{L}$ at $t=0 \mathrm{~s}$. The parameters of PT are: $C_{p e h}=100 \mathrm{nF}$ and $I_{p e h}=20 \pi e^{-6} \mathrm{~A}$, and the excitation frequency is $f_{e x}=100 \mathrm{~Hz}$. This corresponds to $\hat{V}_{O C}=1 \mathrm{~V}$. The load is $R_{L}=48 \mathrm{k} \Omega$, and $K$ is set so that $V_{\text {rec }}(0)=K-R_{L} \tau \omega \hat{I}_{\text {peh }} /\left(1+(\tau \omega)^{2}\right)=\hat{V}_{\text {OC }} \cdot C_{L} /\left(C_{\text {peh }}+C_{L}\right)$, which is the value of $V_{\text {built }}$ when $V_{\text {rec }}=\hat{V}_{O C}$ at the zero-crossing moment of $I_{\text {peh }}$ (See Section 2.2.2).


Figure 6. Equivalent of PEH during power extraction phase.


Figure 7. Simulated transient evolution of $V_{\text {rec }}(t)$ on half a period if $I_{\text {peh }}$ (a) FAR, (b) Switch-only. The parameters are $C_{\text {peh }}=100 \mathrm{nF} ; C_{L}=100 \mu \mathrm{~F} ; R_{L}=48 \mathrm{k} \Omega ; \omega=200 \pi \mathrm{rad} / \mathrm{s}$; and $I_{\text {peh }}=20 \pi e^{-6} \mathrm{~A}$.

In the Switch-only architecture, the evolution of $V_{\text {rec }}$ breaks down into two phases. First, its AD is "OFF" and $C_{p e h}$ recharges, while in the meantime, $C_{L}$ discharges into $R_{L}$. Therefore, in this phase, $V_{r e c}$ and $V_{p e h}$ evolve separately. On the one hand, the expression of $V_{\text {rec }}$ is

$$
\begin{equation*}
V_{\text {rec }}(t)=K_{S O} e^{-\frac{t}{R_{L} C_{L}}} \tag{12}
\end{equation*}
$$

where $K_{S O}$ is the initial value of $V_{r e c}$ at the zero-crossing moment of $I_{p e h}$. On the other hand, the expression of $V_{p e h}$ is

$$
\begin{equation*}
V_{p e h}(t)=\hat{V}_{O C}-\hat{V}_{O C} \cdot \cos (\omega t) \tag{13}
\end{equation*}
$$

The second phase of $V_{\text {rec }}$ for the Switch-only starts when AD is " ON " (i.e., $\left|V_{\text {peh }}\right|=V_{\text {rec }}$ ). In this phase, the equivalent schematic of the Switch-only architecture is exactly the same as for the FAR (cf. Figure 6). Therefore, the expression of $V_{\text {rec }}$ is deduced from (11) but with an offset $V_{o f f}$ :

$$
\begin{equation*}
V_{r e c}(t)=K e^{-\frac{t}{\tau}}+\frac{R_{L} \hat{I}_{p e h}}{1+(\tau \omega)^{2}} \sin (\omega t)-\frac{R_{L} \tau \omega \hat{I}_{\text {peh }}}{1+(\tau \omega)^{2}} \cos (\omega t)+V_{o f f} \tag{14}
\end{equation*}
$$

This offset $V_{o f f}$ is induced by the decay of $V_{\text {rec }}$ during the first phase of Switch-only. Furthermore, just as for the FAR architecture, when $V_{\text {rec }}$ reaches $\hat{V}_{O C}$, it is regulated by VR. Figure 7 b shows $V_{\text {rec }}$ for the Switch-only architecture $\left(\left.V_{r e c}\right|_{S O}\right)$ simulated with the same parameters as for the FAR simulation presented in Figure 7a. Note that, for Switch-only $V_{\text {rec }}(0)=K_{S O}=\hat{V}_{O C}=1 \mathrm{~V}$.

To establish whether $V_{o f f}$ is positive or negative, i.e., which one yields the greater value (11 or 14, FAR or Switch-only), we first needed to find the moment $t_{1}$ when $V_{\text {rec }}$ of Switch-only caught up with $V_{p e h}$, which corresponds to the moment when AD turns "ON":

$$
\begin{equation*}
K_{S O} e^{-\frac{t_{1}}{R_{L} C_{L}}}=\hat{V}_{O C}-\hat{V}_{O C} \cdot \cos \left(\omega t_{1}\right) \tag{15}
\end{equation*}
$$

Note: there is no analytic expression to solve (15). Therefore, to evaluate $t_{1}$ we need to apply a numerical method, such as Newton-Raphson ( Conejo and Baringo [30]). The value $t_{1}$ is then injected into (14) to determine $V_{o f f}$ so that Equations (12)-(14) yield the same value. Numerical simulations (Figure 8) reveal that, whatever the values of the parameters in (11) and (14), $V_{o f f}<0$, which means that for $t \geq t_{1},\left.V_{r e c}\right|_{F A R}>\left.V_{r e c}\right|_{S O}$.


Figure 8. Detail plot around $t=t_{1}$ of Figure $7 \mathrm{a}, \mathrm{b}$ superimposed.
This result has significant consequences for the power efficiency of the systems as $R_{L}$ evolves. More specifically, from (11) we found the limit value $R_{L_{\text {lim }}}$ of $R_{L}$ for which $\left.V_{r e c \mid}\right|_{F A R}$ reached $\hat{V}_{O C}$ at $t=T / 2$. Applying $R_{L_{\text {lim }}}$ in (14) yielded $\left.V_{\text {rec }}\right|_{S O}(T / 2)<\hat{V}_{O C}$. Since the value of $V_{\text {rec }}(T / 2)$ set the initial conditions of $V_{\text {rec }}$ for the next half period of $I_{\text {peh }}$, we verified that for $R_{L}=R_{L_{\text {lim }}}$, the average value of $V_{\text {rec }}^{\text {so }}$ decreased to compensate for the presence of $R_{L}$ while the average value of $\left.V_{\text {rec }}\right|_{F A R}$ remained constant. More generally, when $R_{L}<R_{L_{\text {lim }}}, V_{\text {rec }}$ decreased in both architectures, $\left.V_{\text {rec }}\right|_{S O}$ decreased faster and, more importantly, stabilized to a lower value than $V_{\text {rec }}^{\left.\right|_{F A R}}$. Note that, for either architecture, $V_{\text {rec }}$ adjusted to a steady-state average value that depended on the amount of energy the harvester transfered from the PT to $R_{L}$. This amount was lower in Switch-only because the power extraction phase was shorter than in FAR. Furthermore, the value of $C_{L}$ only affected the evolution speed of $V_{\text {rec }}$ when $R_{L}$ changed. The faster decreasing speed of $V_{\text {rec }}^{\left.\right|_{s O}}$ cames from the smaller time constant $R_{L} C_{L}$ when the ADwas "OFF" (see 12). The same reason explains why $\left.V_{\text {rec }}\right|_{S O}$ stabilized at a lower value than $V_{\text {rec }}^{\left.\right|_{F A R}}$. Figure 9 shows the numerical simulations of both architectures with $R_{L}=48 \mathrm{k} \Omega$ and the same initial conditions as above. We noticed that $\left.V_{\text {rec }}\right|_{S O}$ stabilized around 3 mV below $\left.V_{\text {rec| }}\right|_{F A R}$.


Figure 9. Simulated transient evolution of $V_{\text {rec }}$ in FAR and Switch-only when $R_{L}=48 \mathrm{k} \Omega$, with 1 V initial condition.

For power, FAR was also more efficient than Switch-only once $V_{\text {rec }}$ had been stabilized. Figure 10 shows the average power difference $\Delta P=P_{F A R}-P_{S O}$ between FAR and Switch-only. It is worth noticing that at $t=0 \mathrm{~s}$, i.e., before and shortly after applying $R_{L}$, Switch-only achieved slightly better power performance than FAR ( $\Delta P<0$ ). This was due to the fact that without $R_{L}$, the FAR principle yielded lower average values of $V_{\text {rec }}$. However, energy harvesting systems are not just meant to charge a storage device; they are intrinsically designed to supply energy to a load. Therefore, as shown here in the FAR implementation, there was a benefit in using voltage flip enhancement to improve power performance.


Figure 10. Simulated transient evolution of average power difference $\Delta P$ between FAR and Switchonly for $R_{L}=48 \mathrm{k} \Omega$.

Furthermore, we believe that combining the voltage flip enhancement principle to SSHI or SSHC might contribute to further improve the power performance under load
constraint. But for the time being, this statement is based on theoretical assumptions and needs to be further investigated.

## 3. Experimental Results and Discussion

### 3.1. Prototype Design and Experimental Setup

We designed and tested a fully integrated prototype fabricated using AMS $0.35 \mu \mathrm{~m}$ High-Voltage CMOS technology. The circuit features all the blocks of the FAR architecture presented in Figure 2. The voltage supply was 3.3 V for $\mathrm{AD}, \mathrm{SD}$ and VR and 1.2 V for CB and RO (Figure 2). Note that CB can be configured either in FAR or in Switch-only mode to allow performance comparison between both architectures.

To validate the voltage flip efficiency, we performed post-layout transistor-level 1 s transient simulations with $C_{L}=10 \mu \mathrm{~F}$ and no load resistance $R_{L}$. The model of the PT was based on the off-the-shelf device S118-J12S-1808YB by Piezo.com (accessed on 1 September 2021) with $C_{p e h}=100 \mathrm{nF}$. We set $\hat{I}_{p e h}$ and $f_{e x}$ to achieve an open-circuit amplitude $\hat{V}_{O C}=1 \mathrm{~V}$. According to (3), this corresponds to $\hat{I}_{p e h}=20 \pi e^{-6} \mathrm{~A} \simeq 62.8 \mu \mathrm{~A}$ and $f_{e x}=100 \mathrm{~Hz}$. Since there was no $R_{L}$, we set VR to regulate $V_{\text {rec }}$ to $\hat{V}_{O C}$, which corresponded to the theoretical maximum power efficiency, $P_{\text {recmax }}=20 \mu \mathrm{~W}$ according to (10).

Figure 11 shows the simulation results performed with Cadence ${ }^{\circledR}$. Note that $C_{L}$ was pre-charged with $V_{r e c}=0.7 \mathrm{~V}$ by a cold start circuit, not detailed here. Once $V_{\text {rec }} \geq 0.7 \mathrm{~V}$, the control block CB was activated and the the FAR system started to operate. The middle plot in Figure 11 shows that when $V_{\text {rec }}$ was regulated to $\hat{V}_{O C}, V_{\text {built }}$ was around 0.99 V ( $\Delta V \simeq 10 \mathrm{mV}$, see inset zoom view), which corresponded to $99 \%$ voltage flip efficiency. It also revealed the effect of the "ON" resistance of the non-ideal AD PMOS switch, which caused $\left|V_{p e h}\right|=V_{s p}$ to exceed $V_{r e c}$. The bottom plot focusedon a voltage flip sequence following a zero-crossing of $I_{p e h}$. The voltage flip duration was $64 \mu \mathrm{~s}$. One noticed that the AD output signal $A D_{\text {comp }}$ returned to a low level almost instantly after the voltage flip operation started. This was due to a temporary increase in voltage at node $V_{s p}$ (Figure 2) caused by charge injection when switches $S W_{1}$ and $S W_{2}$ opened. Therefore, to prevent spurious behavior of the FAR, the signal $A D_{\text {ctrl }}$ was locked by the combinatorial $O R$ function of $A D_{\text {comp }}, \Phi_{0}$ and $\Phi_{K}$. Signal $A D_{\text {comp }}$ went high again as $C_{p e h}$ recharged during the sharing phase, and eventually returned to low leveld shortly after this phase was complete, as $\left|V_{p e h}\right|=V_{s p}$ increased and power extraction started.

Figure 12 shows a micrograph of the ASIC and the test bench. For mechanical excitation, we used an LDS ${ }^{\circledR}$ V400 series shaker by Brüel \& Kjær, driven by an AC power source 6813B by Agilent ${ }^{\circledR}$. The excitation signal was a 100 Hz sine waveform and the acceleration was set to get $\hat{V}_{O C}=1 \mathrm{~V}$. For these experiments, the extracted energy was stored on a conventional capacitor $C_{L}=100 \mu \mathrm{~F}$. A LabVIEW ${ }^{\circledR}$ platform performs shaker control and raw signal acquisition via a Tektronix ${ }^{\circledR}$ TDS series digital oscilloscope.

### 3.2. Experimental Results

Figure 13 shows the measured waveforms of $V_{p e h}$ and $V_{\text {rec }}$ corresponding to the above mentioned parameters and operating conditions of the FAR architecture. After the voltage flip operation, the voltage across $C_{p e h}$ was $V_{\text {built }}=0.864 \mathrm{~V}$. This corresponded to $86.4 \%$ voltage flip efficiency, which was lower than the Cadence simulated value. There were two reasons for this. First, when operating the PT close to its mechanical resonance frequency $(130 \mathrm{~Hz})$, the strong coupling effect induced harmonic oscillations that prevented complete voltage flip, as can be seen in Figure 13a. Second, the series resistance of the T-gate switches combined with the various interconnections between the test board and the PT induced a larger time constant. As can be seen on Figure 13b, this effect was greater during the sharing phase when the charge from $C_{L}$ transited through $S W_{3}$ and $S W_{2 / 3}$, and the series resistance was thus larger than during the shorting phase. One solution to circumvent this issue was to extend the duration of the sharing phase, but this had only limited benefit because the
deleterious effect of harmonic oscillations prevailed. We experimentally determined that a $32 \mu$ s sharing phase duration yielded optimal voltage flip efficiency.


Figure 11. Transistor-level transient simulation results: $V_{\text {peh }}, V_{\text {rec }}$ and control signals.


Figure 12. (a) FAR ASIC micrograph. (b) Experimental test bench.
Note that with $C_{L}=100 \mu \mathrm{~F}$, the voltage ripple $\Delta V$ on $V_{\text {rec }}$ is negligible (i.e., below 1 mV ).


Figure 13. (a) Measured waveform of $V_{\text {peh }}$ and $V_{\text {rec }}$, and (b) Zoom view during the voltage flip operation. VR regulated $V_{\text {rec }}$ to $\hat{V}_{O C}=1 \mathrm{~V}$.

To evaluate the benefit of the proposed voltage flip enhancement principle on power efficiency, we measured the output power in both FAR and Switch-only mode. For this experiment, we applied a variable load resistance and disabled VR. Figure 14a shows the output power as a function of $1 / R_{L}$. One can clearly see that FAR achieved better power performance as $1 / R_{L}$ increased and delivered around $100 \%$ more power than Switch-only for $1 / R_{L} \simeq 0.024 \mathrm{~S}\left(R_{L} \simeq 41 \mathrm{k} \Omega\right)$. Yet, as demonstrated in Section 2.3.2 (see Figure 9), for a given value of $R_{L}$, both architectures did not yield the same output voltage. Therefore, for a more realistic comparison, Figure 14b shows the output power as a function of $V_{\text {rec }}$. For both architectures maximum power was achieved when $V_{\text {rec }} \simeq \hat{V}_{\text {OC }}$. As mentioned in Section 2.3.2, Switch-only achieved slightly better performance than FAR with $P_{S O_{\max }}=19.3 \mu \mathrm{~W}$ and $P_{F A R_{\max }}=19.1 \mu \mathrm{~W}$, respectively. Yet, for a given value of $V_{\text {rec }}<\hat{V}_{\text {OC }}$, FAR delivered up to $20 \%$ more power than Switch-only. This result confirmed the theoretical demonstration (Section 2.3.2) that FAR achieved better power efficiency than Switch-only under load constraint. It is also worth pointing out that FAR kept operating, and the efficiency improvement ratio remained almost constant (around 20\%), for $V_{\text {rec }}$ as low as 0.7 V , i.e., as the load constraint increased (when $R_{L}$ drained more current from $C_{L}$ ). Note that for $V_{\text {rec }}<0.5 \mathrm{~V}$, the ASIC was unable to work properly.


Figure 14. Output power as a function of (a) $1 / R_{L}$, (b) $V_{\text {rec }}$.
Concerning absolute value, the measurements revealed that the power improvement of FAR over Switch-only was much more significant than the simulations presented in Figures 9 and 10. The reason is that FAR was more robust against circuit non-idealities than Switch-only, and particularly against the offset of the AD comparator, which can be as high as a few millivolts. Indeed, in FAR, during the sharing phase $S W_{3}$ shorted the inputs
of the AD comparator and the voltage at node $V_{s p}$ was pre-charged to $V_{r e c}$. This caused the comparator to flip state shortly after the sharing phase had been completed, as mentioned in Section 2.2.3. Conversely, in Switch-only $V_{\text {peh }}$ first had to overcome the offset of the AD comparator before power extraction started. The influence of the offset was particularly important for large $C_{L}$ as a few millivolts difference between $V_{r e c}$ and $V_{p e h}$ may represent a large amount of charge and thus a large power difference. For the time being, this was the most tangible assumption, but further investigations are currently under way to gain a better understanding of this phenomenon.

The maximum output power improving rate (MOPIR) (Ramadass and Chandrakasan [17], Chen et al. [21]) allows the comparison of FAR power performance with that of a conventional FBR.

$$
\begin{equation*}
M O P I R=\frac{P_{F A R}}{P_{F B R}} \tag{16}
\end{equation*}
$$

where $P_{F A R}$ and $P_{F B R}$ are the output powers of FAR and FBR, respectively. The maximum output power of FBR is (Ramadass and Chandrakasan [17])

$$
\begin{equation*}
P_{F B R_{\max }}=C_{p e h} f_{e x}\left(\hat{V}_{O C}-2 V_{t h}\right) \tag{17}
\end{equation*}
$$

where $V_{t h}$ is the diodes' threshold voltage. If we consider a conventional Schottky-diode based FBR with high-performance diodes having a low $V_{\text {th }}($ )around 0.3 V ), using a FBR under the same operating condition as the FAR yielded $P_{F B R_{\max }}=1.6 \mu \mathrm{~W}$. The MOPIR was thus around $11.94 \times$.

Table 2 compares the proposed FAR concept with some of the best results available in the recent literature. As mentioned in the introduction, discussing absolute raw performance was not the object of this paper. When considering the FAR as a stand-alone rectifier solution, the power efficiency was equivalent to Switch-only, which was much lower than the SSHI or SSHC systems referenced in the table. Hence, the PIC was lower compared to the state-of-the-art. Nevertheless, the FAR operated with an open circuit $V_{O C}$ of only 1 V while the latest systems usually have a larger $V_{O C}$. Therefore, compared to a conventional diode-based FBR, the output power ratio of FAR was much higher, and above all, helped keep power efficiency as the load constraint increased.

Table 2. FAR performance compared to the state-of-the-art architectures.

| Reference | JSSC [3] | ISSCC [2] | ISSCC [31] | JSCC [17] | This Work |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS process | $0.35 \mu \mathrm{~m}$ | $0.18 \mu \mathrm{~m}$ | 40 nm | $0.35 \mu \mathrm{~m}$ | $0.35 \mu \mathrm{~m}$ |
| Energy Harvesting Technique | SSHC | SPFCR | SECE | SSHI | SSHC |
| PT model | Mide V21BL | Mide PPA1021 | Mide PPA1011 | Mide V22B | S118-J12S-1808YB |
| $C_{p e h ~}$ | 45 nF | 22 nF | 43 nF | 18 nF | 100 nF |
| $f_{e x}$ | 92 Hz | 200 Hz | 75.4 Hz | 225 Hz | 100 Hz |
| $\hat{V}_{\text {OC }}$ | 2.5 V | 1.6 V | 2.85 V | 2.4 V | 1 V |
| PIC ${ }^{\text {(a) }}$ | $161.8 \mu \mathrm{~W}$ | $64 \mu \mathrm{~W}$ | $82.6 \mu \mathrm{~W}$ | $56 \mu \mathrm{~W}$ | $19.1 \mu \mathrm{~W}$ |
| MOPIR | $2.7-9.7$ | 9.3 | 3.14 | 4 | 11.94 |
|  | (a) PIC: maximum output Power of the Interface Circuit. |  |  |  |  |

(a) PIC: maximum output Power of the Interface Circuit.

## 4. Conclusions

This paper reported on a simple concept of voltage flip enhancement for piezoelectric energy harvesting. A thorough analysis of the power performance revealed that, besides the boost effect on the voltage flip, the FAR principle also helped improve the power efficiency of the PEH, especially as the load constraint increased. The FAR can be used as a fully integrated standalone rectifier solution, and is particularly well suited for low-voltage operation. Yet, it may also be considered as an additional boost solution to improve the
performance of more a complex PEH architecture such as SSHI or SSHC. Experimental results performed on a CMOS prototype confirmed that, under load constraint, the FAR principle achieved better performance compared to Switch-only, and is more robust against circuit non-idealities. These conclusive results opened interesting research perspectives that we are currently working on, consisting of combining the FAR principle with SSHI or SSHC to improve both voltage flip and power efficiency.

Author Contributions: Conceptualization, V.F., L.W.; methodology, V.F., E.J.; resources, V.F., L.W., E.J.; writing—original draft, V.F.; writing—review and editing, V.F., E.J. All authors have read and agreed to the published version of the manuscript.
Funding: This research was funded by the Agence Nationale de la Recherche: ANR-18-CE09-0033.
Conflicts of Interest: The authors declare no conflict of interest.

## References

1. Çiftci, B.; Chamanian, S.; Koyuncuoğlu, A.; Muhtaroğlu, A.; Külah, H. A Low-Profile Autonomous Interface Circuit for Piezoelectric Micro-Power Generators. IEEE Trans. Circuits Syst. I Regul. Pap. 2021, 68, 1458-1471. [CrossRef]
2. Chen, Z.; Jiang, Y.; Law, M.; Mak, P.; Zeng, X.; Martins, R.P. 27.3 A Piezoelectric Energy-Harvesting Interface Using Split-Phase Flipping-Capacitor Rectifier and Capacitor Reuse Multiple-VCR SC DC-DC Achieving $9.3 \times$ Energy-Extraction Improvement. In Proceedings of the 2019 IEEE International Solid-State Circuits Conference-(ISSCC), San Francisco, CA, USA, 17-21 February 2019; pp. 424-426.
3. Du, S.; Seshia, A.A. An Inductorless Bias-Flip Rectifier for Piezoelectric Energy Harvesting. IEEE J. Solid-State Circuits 2017, 52, 2746-2757. [CrossRef]
4. Sanchez, D.A.; Leicht, J.; Hagedorn, F.; Jodka, E.; Fazel, E.; Manoli, Y. A Parallel-SSHI Rectifier for Piezoelectric Energy Harvesting of Periodic and Shock Excitations. IEEE J. Solid-State Circuits 2016, 51, 2867-2879. [CrossRef]
5. Rahimi, A.; Zorlu, O.; Muhtaroglu, A.; Külah, H. Fully Self-Powered Electromagnetic Energy Harvesting System with Highly Efficient Dual Rail Output. IEEE Sens. J. 2012, 12, 2287-2298. [CrossRef]
6. Tao, K.; Liu, S.W.; Miao, J.M.; Lye, S.W. A three-dimensional electrostatic/electret micro power generator for low acceleration and low frequency vibration energy harvesting. In Proceedings of the 2014 IEEE 27th International Conference on Micro Electro Mechanical Systems (MEMS), San Francisco, CA, USA, 26-30 January 2014; pp. 366-369. [CrossRef]
7. Stanzione, S.; Liempd, C.V.; Nabeto, M.; Yazicioglu, F.R.; Hoof, C.V. 20.8 A 500 nW batteryless integrated electrostatic energy harvester interface based on a DC-DC converter with 60 V maximum input voltage and operating from $1 \mu \mathrm{~W}$ available power, including MPPT and cold start. In Proceedings of the 2015 IEEE International Solid-State Circuits Conference -(ISSCC) Digest of Technical Papers, San Francisco, CA, USA, 22-26 February 2015; pp. 1-3. [CrossRef]
8. Herbawi, A.S.; Velarde, F.; Paul, O.; Galchev, T. Self-powered CMOS active rectifier suitable for low-voltage mechanical energy harvesters. In Proceedings of the 2016 IEEE SENSORS, Orlando, FL, USA, 30 October-3 November 2016; pp. 1-3. [CrossRef]
9. Peters, C.; Handwerker, J.; Maurath, D.; Manoli, Y. A Sub-500 mV Highly Efficient Active Rectifier for Energy Harvesting Applications. IEEE Trans. Circuits Syst. I Regul. Pap. 2011, 58, 1542-1550. [CrossRef]
10. Richard, C.; Guyomar, D.; Audigier, D.; Ching, G. Semi-Passive Damping Using Continuous Switching of a Piezoelectric Device; Symposium on Smart Structures and Materials; International Society for Optics and Photonics: Newport Beach, CA, USA 1999; pp. 104-111.
11. Hehn, T.; Hagedorn, F.; Maurath, D.; Marinkovic, D.; Kuehne, I.; Frey, A.; Manoli, Y. A Fully Autonomous Integrated Interface Circuit for Piezoelectric Harvesters. IEEE J. Solid-State Circuits 2012, 47, 2185-2198.
12. Dini, M.; Romani, A.; Filippi, M.; Tartagni, M. A Nanopower Synchronous Charge Extractor IC for Low-Voltage Piezoelectric Energy Harvesting With Residual Charge Inversion. IEEE Trans. Power Electron. 2016, 31, 1263-1274. [CrossRef]
13. Shi, G.; Xia, Y.; Wang, X.; Qian, L.; Ye, Y.; Li, Q. An Efficient Self-Powered Piezoelectric Energy Harvesting CMOS Interface Circuit Based on Synchronous Charge Extraction Technique. IEEE Trans. Circuits Syst. I Regul. Pap. 2018, 65, 804-817. [CrossRef]
14. Morel, A.; Gasnier, P.; Wanderoild, Y.; Pillonnet, G.; Badel, A. Short Circuit Synchronous Electric Charge Extraction (SC-SECE) Strategy for Wideband Vibration Energy Harvesting. In Proceedings of the 2018 IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy, 27-30 May 2018; pp. 1-5.
15. Morel, A.; Pillonnet, G.; Gasnier, P.; Lefeuvre, E.; Badel, A. Frequency tuning of piezoelectric energy harvesters thanks to a short-circuit synchronous electric charge extraction. Smart Mater. Struct. 2019, 28, 025009. [CrossRef]
16. Du, S.; Amaratunga, G.A.J.; Seshia, A.A. A Cold-Startup SSHI Rectifier for Piezoelectric Energy Harvesters With Increased Open-Circuit Voltage. IEEE Trans. Power Electron. 2019, 34, 263-274. [CrossRef]
17. Ramadass, Y.K.; Chandrakasan, A.P. An Efficient Piezoelectric Energy Harvesting Interface Circuit Using a Bias-Flip Rectifier and Shared Inductor. IEEE J. Solid-State Circuits 2010, 45, 189-204. [CrossRef]
18. Wu, L.; Do, X.; Lee, S.; Ha, D.S. A Self-Powered and Optimal SSHI Circuit Integrated With an Active Rectifier for Piezoelectric Energy Harvesting. IEEE Trans. Circuits Syst. I Regul. Pap. 2017, 64, 537-549. [CrossRef]
19. Chamanian, S.; Muhtaroğlu, A.; Külah, H. A Self-Adapting Synchronized-Switch Interface Circuit for Piezoelectric Energy Harvesters. IEEE Trans. Power Electron. 2020, 35, 901-912. [CrossRef]
20. Chamanian, S.; Çıftcı, B.; Muhtaroğlu, A.; Külah, H. A Self-Powered and Area Efficient SSHI Rectifier for Piezoelectric Harvesters. IEEE Access 2021, 9, 117703-117713. [CrossRef]
21. Chen, Z.; Law, M.; Mak, P.; Ki, W.; Martins, R.P. Fully Integrated Inductor-Less Flipping-Capacitor Rectifier for Piezoelectric Energy Harvesting. IEEE J. Solid-State Circuits 2017, 52, 3168-3180. [CrossRef]
22. Hong, J.; Chen, F.; He, M.; Wang, S.; Chen, W.; Guan, M. Study of a Low-Power-Consumption Piezoelectric Energy Harvesting Circuit Based on Synchronized Switching Technology. Energies 2019, 12, 3166. [CrossRef]
23. Çiftci, B.; Chamanian, S.; Uluşan, H.; Yiğit, H.A.; Koyuncuoğlu, A.; Muhtaroğlu, A.; Külah, H. Low-Cost Fully Autonomous Piezoelectric Energy Harvesting Interface Circuit with up to $6.14 x$ Power Capacity Gain. In Proceedings of the 2019 IEEE Custom Integrated Circuits Conference (CICC), Austin, TX, USA, 14-17 April 2019, pp. 1-4. [CrossRef]
24. Wassouf, L.; Jamshidpour, E.; Frick, V. A High-Efficiency Full Active Rectifier for Piezo Energy Harvesting. In Proceedings of the 2020 International Conference on Environment and Electrical Engineering (EEEIC), Madrid, Spain, 9-12 June 2020; pp. 341-345.
25. Ramadass, Y.K. Energy Processing Circuits for Low-Power Applications. Ph.D. Thesis, Massachusetts Institute of Technology, Cambridge, MA, USA, 2009.
26. Ferreira, J.V.T.; Galup-Montoro, C. Ultra-low-voltage CMOS ring oscillators. Electron. Lett. 2019, 55, 523-525. [CrossRef]
27. Tsuji, Y.; Hirose, T.; Ozaki, T.; Asano, H.; Kuroki, N.; Numa, M. A 0.1-0.6 V input range voltage boost converter with low-leakage driver for low-voltage energy harvesting. In Proceedings of the 2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Batumi, Georgia, 5-8 December 2017; pp. 502-505.
28. Matsuzuka, R.; Hirose, T.; Shizuku, Y.; Shinonaga, K.; Kuroki, N.; Numa, M. An 80-mV-to-1.8-V Conversion-Range Low-Energy Level Shifter for Extremely Low-Voltage VLSIs. IEEE Trans. Circuits Syst. I Regul. Pap. 2017, 64, 2026-2035. [CrossRef]
29. Du, S.; Jia, Y.; Seshia, A.A. An Efficient Inductorless Dynamically Configured Interface Circuit for Piezoelectric Vibration Energy Harvesting. IEEE Trans. Power Electron. 2017, 32, 3595-3609. [CrossRef]
30. Conejo, A.J.; Baringo, L. Power System Operations; Power Electronics and Power Systems; Springer International Publishing: Cham, NY, USA, 2018.
31. Quelen, A.; Morel, A.; Gasnier, P.; Grézaud, R.; Monfray, S.; Pillonnet, G. A 30 nA quiescent 80 nW -to- 14 mW power-range shock-optimized SECE-based piezoelectric harvesting interface with $420 \%$ harvested-energy improvement. In Proceedings of the 2018 IEEE International Solid-State Circuits Conference-(ISSCC), San Francisco, CA, USA, 11-15 February 2018; pp. 150-152. [CrossRef]
