C. [. Ahmadinia, J. Bobda, . Teichaek06-]-b, A. Ahmad, S. Erdogan et al., A dynamic scheduling and placement algorithm for reconfigurable hardware Lecture notes in computer science Architecture of a dynamically reconfigurable NoC for adaptive reconfigurable MPSoC Adaptive Hardware and Systems Micro-network for SoC Implementation of a 32-port SPIN network, Proceedings of the conference on Design, Automation and Test in Europe LOBO : Policy-based Management of Networked Computing Systems. IEEE Communications Magazine, pp.125-139, 1998.

H. Ama06, AMANO : A survey on dynamically reconfigurable processors, IEICE Transactions on Communications, vol.89, issue.12, pp.3179-3218, 2006.

]. P. And72, ANDERSON : More is different. Science, New Series, pp.393-396, 1972.

R. William and . Ashby, Principles of the self-organizing dynamic system, Journal of General Psychology, vol.37, issue.10, pp.125-128, 1947.

]. W. Ash62 and . Ashby, Principles of the self-organizing system. Principles of Self- Organization, pp.255-278, 1962.

. [. Bobda, Dynamic Interconnection of Reconfigurable Modules on Reconfigurable Devices, IEEE Design and Test of Computers, vol.22, issue.5, pp.443-451, 2005.
DOI : 10.1109/MDT.2005.109

. Bam-+-05-]-c, A. Bobda, M. Ahmadinia, J. Majer, S. Teich et al., Dynoc : A dynamic infrastructure for communication in dynamically reconfugurable devices CHALASANI : Fault-tolerant wormhole routing algorithms for mesh networks. Computers, Field Programmable Logic and Applications, 2005. International Conference on, pp.153-158, 1995.

]. C. Bdk-+-03, R. Boutilier, J. O. Das, G. Kephart, W. E. Tesauro et al., Cooperative negotiation in autonomic systems using incremental utility elicitation, Nineteenth Conference on Uncertainty in Artificial Intelligence, pp.89-97, 2003.

L. Benini, G. De, and . Micheli, Networks on chips: a new SoC paradigm, Computer, vol.35, issue.1, pp.70-78, 2002.
DOI : 10.1109/2.976921

]. P. Ber93, . F. Bertin, M. P. Bergenti, and . Gleizes, Memoires actives programmables : conception, realisation et programmation ZAMBONELLI : Methodologies And Software Engineering For Agent Systems : The Agent-oriented Software Engineering Handbook, Thèse de doctorat, pp.38-54, 1993.

]. T. Bje05, BJERREGAARD : The MANGO clockless network-on-chip : Concepts and implementation, IMM, Informatik og Matematisk Modellering, p.88, 2005.

J. [. Brown and . Rose, FPGA and CPLD architectures: a tutorial, IEEE Design & Test of Computers, vol.13, issue.2, pp.42-57, 1996.
DOI : 10.1109/54.500200

]. J. Brm-+-99, M. Babb, C. Rinard, W. Moritz, M. Lee et al., Parallelizing applications into silicon, Programmable Custom Computing Machines, 1999. FCCM'99. Proceedings. Seventh Annual IEEE Symposium on, pp.70-80, 1929.

K. H. Chen, G. M. Kuo-hsuan, C. Ge-ming, C. Compton, and S. Hauck, Fault-tolerant routing algorithm for meshes without using virtual channels Fault-tolerant routing algorithm for meshes without using virtual channels Reconfigurable computing : a survey of systems and software : The calculi of emergence : computation, dynamics and induction . Proceedings of the NATO advanced research workshop and EGS topical workshop on Chaotic advection, tracer dynamics and turbulent dispersion table of contents, CSV05] D. CHING, P. SCHAUMONT et I. VERBAUWHEDE : Integrated modelling and generation of a reconfigurable network-on-chip, pp.765-783, 1994.

Y. Chapuis, Z. Lingfei, Y. Fukuta, Y. Mita, and H. Fujita, FPGA- Based Decentralized Control of Arrayed MEMS for Microrobotic Application. Industrial Electronics, DALLY : Principles and practices of interconnection networks, pp.1926-1936, 2004.
URL : https://hal.archives-ouvertes.fr/hal-00176641

M. Dall-'osso, G. Biccari, L. Giovannini, D. Bertozzi, and L. Benini, Xpipes : a latency insensitive parameterized network-on-chip architecture for multiprocessor SoCs, Proceedings. 21st International Conference on DEMAZEAU et A.C.R. COSTA : Populations and organizations in open multiagent systems. 1st National Symposium on Parallel and Distributed Artificial Intelligence, pp.536-539, 1996.

]. M. Dem98, . L. Beth, and . Dempster, A self-organizing systems perspective on planning for sustainability, DG06] F. DITTMANN et M. GOTZ : Reconfiguration Time Aware Processing on FPGAs. Internat. Begegnungs-und Forschungszentrum für Informatik, pp.12-39, 1998.

D. Demigny, M. Paindavoine, and S. Weber, Architecture à reconfiguration dynamique pour le traitement temps réel des images. Technique et Science de l'information Numéro Spécial Architectures Reconfigurables, pp.1087-1112, 1999.

[. Dally, C. J. Seitzdt01-]-w, B. Dally, . Towles-]-j, S. Duato et al., Deadlock-free message routing in multiprocessor interconnection networks Route packets, not wires : on-chip interconnection networks, Design Automation Conference Proceedings, pp.547-553, 1987.

E. Bruce, What is complexity ? -the philosophy of complexity per se with application to some examples in evolution. The Evolution of Complexity, p.14, 1995.

. [. Estrin, ]. J. Viswanathanfer95, . Ferber-]-s, A. Franklin, and . Graesser, Organization of a ``Fixed-Plus-Variable'' Structure Computer for Computation of Eigenvalues and Eigenvectors of Real Symmetric Matrices, FELDMAN et I. SOBEL : A 3× 3 isotropic gradient operator for image processing . a talk at the Stanford Artificial ProjectGas92] L. GASSER : An overview of DAI. Distributed Artificial Intelligence : Theory and Praxis, pp.41-60, 1962.
DOI : 10.1145/321105.321110

H. Guermoud, Y. Berviller, E. Tisserand, S. Webergdr05-]-k, J. Goossens et al., Architecture à base de FPGA reconfigurable dynamiquement dédiée au traitement d'image sur flot de données. GRETSI, Groupe d'Etudes du Traitement du Signal et des Images Aethereal network on chip : concepts, architectures, and implementations. Design & Test of Computers, Ger02] Carlos GERSHENSON : Complex philosophy Proceedings of the 1st Biennial Seminar on Philosophical, Methodological & Epistemological Implications of Complexity Theory, pp.39414-421, 1997.

G. Carlos, A general methodology for designing self-organizing systems, CoRR, vol.12, issue.15, p.16, 2005.

P. Guerrier and A. Greiner, A generic architecture for on-chip packet-switched interconnections GHANEA-HERCOCK : Spontaneous group formation in multi-agent systems, Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings Proceedings of Workshop on Self-Organisation in Multi-Agent Systems, pp.250-256, 2000.

. Gn93 and . Glass, Fault-tolerant wormhole routing in meshes, FTCS : Fault- Tolerant Computing : 23th Annual International Symposium, p.148, 1993.

]. J. Gol99 and . Goldstein, Emergence as a Construct : History and Issues, Emergence, vol.1, issue.21, pp.49-72, 1999.

]. H. Hak84, . M. Haken, J. Hübner, and . Becker, The Science of Structure : Synergetics. Van Nostrand Reinhold Company 21 [Hak00] H. HAKEN : Information and Self-Organization : A Macroscopic Approach to Complex Systems Exploiting dynamic and partial reconfiguration for FPGAs : toolflow, architecture and system integration, Proceedings of the 19th annual symposium on Integrated circuits and systems design, pp.18-19, 1984.

J. Hu, S. Y. Deng, and R. Marculescu, System-Level Point-to-Point Communication Synthesis Using Floorplanning Information 78 [Hey89] F. HEYLIGHEN : Self-organization, emergence and the architecture of complexity [Hey03] Francis HEYLIGHEN : The science of self-organization and adaptivity, Proceedings of the 1st European Conference on System Science in : Knowledge Management, Organizational Intelligence and Learning, and Complexity The Encyclopedia of Life Support Systems, EOLSS, pp.23-32, 1989.

H. Francis, G. A. Carlos, K. Hansson, H. Francis, and J. Cliff, The meaning of self-organization in computing IEEE Intelligent Systems, section Trends & Controversies -Selforganization and Information Systems Trade-offs in the configuration of a network on chip for multiple use-cases Cybernetics and second-order cybernetics, Proc. International Symposium on Networks on Chip (NOCS) HU et R. MARCULESCU : DyAD : smart routing for networks-on-chip, pp.72-75, 2001.

K. Herrmann, G. Muhl, K. Geihshol98, . Jh, and . Holland, Self management : the solution to complexity or just another problem ? Emergence : From Chaos to Order, IEEE Distributed Systems Online, vol.6, issue.21, pp.27-49, 1998.

M. Hubner, C. Schuck, M. Kuhnle, and J. Becker, New 2-Dimensional Partial Dynamic Reconfiguration Techniques for Real-time Adaptive Microelectronic Circuits, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06), p.39, 2006.
DOI : 10.1109/ISVLSI.2006.67

S. Jovanovi´cjovanovi´-jovanovi´c, C. Tanougast, C. Bobda, and S. Weber, CuNoC: A dynamic scalable communication structure for dynamically reconfigurable FPGAs, Microprocessors and Microsystems, vol.33, issue.1, pp.24-36, 2009.
DOI : 10.1016/j.micpro.2008.08.004

S. Jovanovic, C. Tanougast, and S. Weber, A new high-performance scalable dynamic interconnection for FPGA-based reconfigurable systems. Application- Specific Systems, Architectures and Processors, ASAP 2008. IEEE Conference on, pp.61-66, 2008.

]. S. Jtw08b, C. Jovanovic, S. Tanougast, and . Weber, A New Self-managing Hardware Design Approach for FPGA-Based Reconfigurable Systems, Lecture Notes in Computer Science, vol.4943, pp.160-61, 2008.

]. S. Jtwb07a, C. Jovanovic, S. Tanougast, C. Weber, and . Bobda, CuNoC : A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs. Field Programmable Logic and Applications, FPL 2007. International Conference on, pp.753-756, 1996.

]. S. Jtwb07b, C. Jovanovic, S. Tanougast, and C. Weber, BOBDA : A scalable dynamic infrastructure for dynamically reconfigurable systems. ReCoSoC07, p.174, 1997.

S. Jovanovic, C. Tanougast, S. Weber, and C. , BOBDA : A new deadlock-free fault-tolerant routing algorithm for nocs. Field Programmable Logic and Applications, FPL 2009. International Conference on, pp.326-331, 2009.

A. Kumar, A. Hansson, and J. Huisken, CORPORAAL : An FPGA design flow for reconfigurable network-based multi-processor systems on chip, Proc. DATE, p.91, 2007.

O. , K. Jeffrey, M. Chess, and . David, The vision of autonomic computing, Computer, vol.36, issue.1, pp.41-50, 2003.

]. S. Kjs-+-02, A. Kumar, J. Jantsch, M. Soininen, M. Forsell et al., HEMANI : A network on chip architecture and design methodology, VLSI, 2002. Proceedings. IEEE Computer Society Annual Symposium on, pp.105-112, 2002.

J. [. Kariniemi, . F. Nurmi, A. Karim, and S. Nguyen, Arbitration and Routing Schemes for On-chip Packet Networks. Interconnect-Centric Design for Advanced SoC and NoC DEY : An interconnect architecture for networking systems on chips, pp.88-2236, 1979.

F. Karim, A. Nguyen, S. Dey, and R. Rao, On-chip communication architecture for OC-768 network processors, Proceedings of the 38th conference on Design automation , DAC '01, pp.678-683, 2001.
DOI : 10.1145/378239.379047

]. J. Kpt-+-05, D. Kim, T. Park, N. Theocharides, C. R. Vijaykrishnan et al., A low latency router supporting adaptivity for on-chip interconnects : Computation at the edge of chaos, Physica D, vol.42, issue.1, pp.8912-8949, 1990.

]. G. Len64 and . Lendaris, On the definition of self-organizing systems, Proceedings of the IEEE, vol.52, issue.3, pp.324-325, 1964.

F. Asics, M. Graphicslew75, ]. G. Leweslpd03-]-o, T. M. Lysne, J. Pinkston et al., London : Trubner, 1875. 21 [Liu08] Ting LIU : Optimisation par synthèse architecturale des méthodes de partitionnement temporel pour les circuits reconfigurables A methodology for developing dynamic network reconfiguration processes ADACOR : a holonic architecture for agile and adaptive manufacturing control, Thèse de doctoratLSC96] W. LUK, N. SHIRAZI et PYK CHEUNG : Modeling and optimizing runtime reconfiguration systems. IEEE Symposium on FPGAs for Custom Computing Machines, pp.115-77, 1996.

]. C. Luc97 and . Lucas, Transient Attractors and Emergent Attractor Memory. CALResCo Group, p.17, 1997.

T. Marescaux, A. Bartic, D. Verkest, S. Vernalde, R. Lauwereinsmg00-]-s et al., Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs [Mes62] Mijailo MESAROVIC : On self-organization systems, chapitre in Self-Organizing Systems. Spartan Books, Mic00] ST MICROELECTRONICS : STBus Interconnect, pp.795-805, 1962.

S. Mostefaoui, N. Of-rana, S. Foukia, G. Hassas, . Di et al., Self-Organising Applications : A Survey MÜLLER-SCHLOER : Organic computing : on the feasibility of controlled emergence, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pp.2-5, 2003.

F. Martinez-vallina, N. Jachimiec, and J. Saniie, NOVA interconnect for dynamically reconfigurable NoC systems, 2007 IEEE International Conference on Electro/Information Technology, pp.546-550, 1992.
DOI : 10.1109/EIT.2007.4374481

M. Mamei and F. Zambonelli, Self-Organization in Multi Agent Systems: A Middleware Approach, LECTURE NOTES IN COMPUTER SCIENCE, pp.233-248, 2004.
DOI : 10.1007/978-3-540-24701-2_16

M. Reza, N. Koen, and B. , A survey of autonomic computing systems, ICAS '07 : Proceedings of the Third International Conference on Autonomic and Autonomous Systems, pp.26-51, 2007.

J. Von and N. , Theory of Self-Reproducing Automata, p.12, 1966.

]. D. New96, . Newman, . Emergence, ]. G. Strange-attractorsnic89, . M. Nicolisnm93-]-l et al., Physics of far-from-equilibrium systems and self-organisation. The New Physics A survey of wormhole routing techniques in direct networks Affect and machine design : Lessons for the development of autonomous machines, Philosophy of Science Computer IBM Systems Journal, vol.63, issue.421, pp.245-316, 1989.

. [. Nicolis and P. Ilya, Self-Organization in nonequilibrium systems, p.15, 1977.

]. J. Ode02a and . Odell, Agents and Complex Systems, Ode02b] J. ODELL : Objects and Agents Compared, pp.35-45, 2002.

]. H. Par01, S. Parunak, . Bruecknerpd08-]-s, N. Pasricha, . P. Duttpgis03-]-p et al., PARUNAK : Applications of distributed artificial intelligence in industry PARUNAK : Entropy and self-organization in multi-agent systems Engineering swarming systems, Methodologies and Software Engineering for Agent Systems On-chip communication architectures : system on chip interconnect Design of a switch for network on chip applications, Proceedings of the fifth international conference on Autonomous agents Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, pp.27139-164, 1979.

J. [. Pezzulo, R. Hoffmann, . Falconepka06-]-t, R. Pionteck, C. Koch et al., Anticipation and anticipatory behavior, FPL'06. International Conference on, pp.67-70, 2006.
DOI : 10.1007/s10339-007-0173-z

]. I. Pri68 and . Prigogine, Dissipative processes, quantum states and field theory. XIV Conseil de Physique Solvay, Fundamental Problems in Elementary Particle Physics, p.12, 1968.

. Pst-+-05-]-g, M. Pacifici, A. Spreitzer, A. Tantawi, I. B. Youssef et al., Performance management for cluster-based web services, IEEE Journal on Selected Areas in Communications, vol.23, issue.252, pp.2333-2343, 2000.

D. V. Rana, M. D. Atienza, D. Santambrogio, G. Sciuto, . De-micheli-]-s et al., A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication LAVENIER : Les architectures reconfigurables, 16th IFIP/IEEE International Conference on Very Large Scale IntegrationRos85] R. ROSEN : Anticipatory Systems : Philosophical, Mathematical, and Methodological Foundations. Pergamon MULLER-SCHLOER et H. SCHMECK : An Organic Architecture for Traffic Light Controllers. Informatik 2006-Informatik fur Menschen, pp.95-979, 1985.

H. Schmeck, Organic Computing - A New Vision for Distributed Embedded Systems, Eighth IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC'05), pp.201-203, 2004.
DOI : 10.1109/ISORC.2005.42

N. Sadeh and M. S. Fox, CORTES : An exploration into micro-opportunistic jobshop scheduling 58 [SH09] Silicon Hives Available from http://www.siliconhives, Proceedings of Workshop on Manufacturing Production Scheduling SHALIZI : Causal Architecture, Complexity and Self-Organization in Time Series and Cellular Automata. Unpublished doctoral dissertation, pp.91-108, 1989.

A. Herbert and . Simon, Les sciences de l'artificiel. DUNOD, 2006. 14 [Son02] I. SONICS : The Silicon Backplane, p.78, 2002.

J. [. Stensgaard and . Sparso, ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008), pp.55-64, 2008.
DOI : 10.1109/NOCS.2008.4492725

S. Gilles, T. Lionel, G. Jérôme, C. Gaston, and D. Camille, The systolic ring : A dynamically reconfigurable architecture for embedded systems, FPL '01 : Proceedings of the 11th International Conference on Field-Programmable Logic and Applications, pp.409-419, 2001.

. [. Demigny, Y. Weber, and . Berviller, Conceptions pour architectures à reconfiguration dynamique", chapitre Méthodes et architecture pour le TSI en temps réel, Ouvrage collectif, chapitre 13, HERMES, issue.2, 2001.

S. Timo, Z. Jochen, B. Oliver, and R. Wolfgang, Fully adaptive fault-tolerant routing algorithm for network-onchip architectures. Digital System Design Architectures, Methods and Tools 149 [Tan01] Camel TANOUGAST : Méthodologie de partitionnement applicable aux systèmes sur puce à base de FPGA, pour l'implantation en reconfiguration dynamique d'algorithmes flot de données TURING : The chemical basis of morphogenesis, 10th Euromicro Conference on Thèse de doctorat, pp.527-534, 1952.

. Vbr-+-96-]-je, P. Vuillemin, D. Bertin, M. Roncin, H. Shand et al., Programmable active memories : Reconfigurable systems come of age, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.56-69, 1996.

W. Wittig and P. Chow, Van de VIJVER : Emergence et explication OneChip : An FPGA processor with reconfigurable logic, IEEE Symposium on FPGAs for Custom Computing Machines, 1996. Proceedings, pp.7-23, 1996.

T. De, W. Tom, and H. , Emergence versus self-organisation : Different concepts but promising when combined, In Lecture Notes in Artificial Intelligence (LNAI), vol.13, issue.23, pp.1-15, 2005.

J. Sr-white, I. Hanson, D. Whalley, J. Chess, T. J. Kephart et al., IBM : An architectural approach to autonomic computing, Proceedings. International Conference on, pp.2-9, 2004.

W. Norbert, Cybernetics -Control and Communication in the Animal and the Machine, Hermann & Cie, p.12, 1948.

W. Wolkotte, G. Smit, G. Rauwerda, and L. Smit, An Energy-Efficient Reconfigurable Circuit-Switched Network-on-Chip, 19th IEEE International Parallel and Distributed Processing Symposium, pp.155-155, 2005.
DOI : 10.1109/IPDPS.2005.95

URL : http://wwwhome.cs.utwente.nl/~smitl/pubs/An_Energy-Efficient_Reconfigurable_Circuit-Switched_Network-on-Chip.pdf

W. Jie, A fault-tolerant and deadlock-free routing protocol in 2d meshes based on odd-even turn model. Computers, IEEE Transactions on, vol.52, issue.89, pp.1154-1169, 2003.

]. I. Xil94 and . Xilinx, The Programmable Logic Data Book xiii, 37 [Xil00] I. XILINX : The Programmable Logic Data Book, Xil07] I. XILINX : ML505/ML506 Evaluation Platform. UG347 (v2. 4) ednXil08] I. XILINX : Virtex-5 Family Overview, pp.37-176, 0176.

S. Jovanovi´cjovanovi´-jovanovi´c, C. Tanougast, S. Weber, C. Bobda, and «. A. , New Deadlock-free Fault-tolerant Routing Algorithm for NoC Interconnections, Comunications Internationales [CI 6] The 19th International Conference on Field Programmable Logic and Applications, 2009.

S. Jovanovi´cjovanovi´-jovanovi´c, C. Tanougast, S. Weber, and «. A. , New High-Performance Scalable Dynamic Interconnection for FPGA-based Reconfigurable Systems, 19th IEEE International Conference Application-specific Systems, Architectures and Processors (ASAP), 2008.

S. Jovanovi´cjovanovi´-jovanovi´c, C. Tanougast, S. Weber, and «. A. , New Self-Managing Hardware Design Approach for FPGA-based Reconfigurable Systems, Reconfigurable Computing : Architecture , Tools, and Applications, 4th International Workshop, ARC 2008 Proceedings, 2008.

S. Jovanovi´cjovanovi´-jovanovi´c, C. Tanougast, C. Bobda, S. Weber, and . Cunoc, A Scalable Dynamic Infrastracture NoC for Simulataneous Communication in Dynamically Reconfigurable Devices, 17th International Conference on Field Programmable Logic and Applications IEEE Circuits and Systems Society, pp.753-756, 2007.

]. S. Jovanovi´cjovanovi´-jovanovi´c, C. Tanougast, S. Weber, and «. A. , Hardware Preemptive Multitasking Mechanism Based on Scan-path Register Structure for FPGA-based Reconfigurable Systems, IEEE NASA/ESA Conference on Adaptive Hardware and Systems, pp.358-364, 2007.

. S. Communications, C. Jovanovi´cjovanovi´-jovanovi´c, S. Tanougast, «. A. Weber, C. Jovanovi´cjovanovi´-jovanovi´c et al., Hardware Design Approach for Self-organizing SoC based on Reconfigurable Technology », Le troisième Colloque Nationale du GDR System-On-Chip & System-In-Package (SOC-SIP) ? CNRS, 10-12 juin, Self-organizing System-on-Chip based on Reconfigurable Technology, 2009.

]. S. Jovanovi´cjovanovi´-jovanovi´c, C. Tanougast, S. Weber, «. C. Tanougast, S. Jovanovi´cjovanovi´-jovanovi´c et al., Self-organizing system achitectures based on FPGA reconfigurable technology, Premier Colloque Nationale du GDR System-On-Chip & System-In-Package (SOC-SIP) ? CNRS, 13-15 juin Initiation à la modélisation et co-simulation comportementale C-VHDL d'un Réseau de communication sur Puce (Network on Chip) », 10ème Journées Pédagogiques Coordination Nationale pour la Formation en Microélectronique Saint Malo, pp.26-2827, 2007.