. Si-'so-'so-région, P. Pr-non-partitionnée-région, and . Figure, 14 ? Illustration des termes utilisés pour définir le critère d'évaluation. données, de 32 bits d'adresse et de 26 bits de contrôle ce qui fait un total de 90 bits. Chaque bit est un point de connexions (une Pin Partition) Les Pins Partition utilisent une LUT par point de connexion et une frame contient 160 LUTs. Par conséquent, le surcoût est équivalent à 60 % d'une frame par partition pour cet exemple

. Dans-le-cas, une tâche matérielle (i) occupe entièrement la surface de la région reconfigurable (So), même si la surface de la tâche (Si) est plus petite que la surface de la région reconfigurable De plus (So) doit être capable d'accueillir la plus grande des tâches i (équation 5.10) Pour une région reconfigurable partitionnée, la surface (So') de la région peut être supérieure à celle d'une région non partitionnée, cette augmentation est due au surcoût des interfaces de communication (w). Il en est de même pour les taches (i')

C. S. Instplaced, Comp_51188

X. Extrait and C. Slice_x39y86, une des sous conception : inst "PR1/Inst_cavlcto/cavlc/state_FSM_FFd2, D6LUT :PR1/data_i(0)_PROXY :#LUT :O6=A1

X. Extrait, C. Sc, . H. Slice_x39y86, E. Rabah, S. Dabellani et al., D6LUT : A novel framework for the design of adaptable reconfigurable regions for the placement of variable-sized ip cores, Embedded Systems Letters Multistandards video adaptation using a fast reconfiguration manager, Microprocessors and Microsystems , 2012. Article en collaboration avec le LEAT de Nice 2 Articles de congrès internationaux avec actes Effcient reconfigurable entropy coder for embedded multi-standards video adaptation, Computer Vision and Pattern Recognition Workshops (CVPRW), IEEE Computer Society Conference onMarq_Aci2] M. Guarisco, E. Dabellani, N. Marques, H. Rabah, Y. Berviller, and S. Weber, pp.144-149, 2011.

]. N. Marq_c1, H. Marques, E. Rabah, Y. Dabellani, S. Berviller et al., Architecture reconfigurable pour le transcodage vidéo mpeg appliqué à la conservation et l'archivage de contenus vidéo, 5éme workshop Applications Médicales de l'InformatiqueMarq_C2] E. Dabellani, N. Marques, H. Rabah, Y. Berviller, and S. Weber, 2010.

M. Guarisco, N. Marques, E. Dabellani, Y. Berviller, H. Rabah et al., Conception de sopc pour application multimédia, Marq_C4] E. Dabellani, N. Marques, H. Rabah, Y. Berviller, and S. Weber, Utilisation des threads dynamiques pour la modélisation de la reconfiguration dynamique, Colloque national, GDR SOC-SIP 2011, 2010.

]. N. Vulgarisation-[-marq_v1 and . Marques, Décodeur vidéo pour les maisons connectées, Présentation de poster pour les Doctoriales, Marq_V2] N. Marques, Architecture adaptative basée sur les technologies de fpga reconfigurable dynamiquement pour le transcodage multimédia, 2011.

H. Ama06, AMANO : A survey on dynamically reconfigurable processors, IEICE Transactions on Communications, vol.89, issue.19, pp.3179-3218, 2006.

. Amb and . Amba, Amba specification rev2, pp.70-112

. Ard and . Ardmahn, Site web ardmahn : Architecture reconfigurable dynamiquement et methodologie pour auto-adaptation home networking -http

]. P. Ber92 and . Bertin, Memoires actives programmables : conception, realisation et programmation, p.18, 1992.

M. Bystrom, M. De-frutos-lopez, I. Richardson, S. Kannangarabks00-]-k, R. Bazargan et al., Dynamic replacement of video coding elements SARRAFZADEH : Fast template placement for reconfigurable computing systems, Signal Processing : Image Communication, pp.303-313, 2000.

D. [. Beckhoff, J. Koch, . Torresen-]-i, F. Belaid, and M. Muller, The xilinx design language (xdl) : Tutorial and use cases BENJEMAA : New three-level resource

]. J. Car03, CARDOSO : On combining temporal partitioning and sharing of functional units in compilation for reconfigurable architectures. Computers, IEEE Transactions on, vol.52, issue.10, pp.1362-1375, 2003.

C. Katherine and H. Scott, Reconfigurable computing : a survey of systems and software, ACM Comput. Surv, vol.34, issue.2, pp.171-210, 2002.

T. J. Callahan, J. R. Hauser, and W. John, The Garp architecture and C compiler, Computer, vol.33, issue.4, pp.62-69, 2000.
DOI : 10.1109/2.839323

J. A. Clemente, J. Resano, C. Gonzalez, and D. , MOZOS : A hardware implementation of a run-time scheduler for reconfigurable systems. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.19, issue.7, pp.1263-1276, 2011.

D. Oliver, D. Hossam, and E. , Run-time compaction of fpga designs, 1997.

. Dnmr-+-12-]-f, F. Duhem, N. Muller, H. Marques, S. Rabaha et al., Multi-standards video adaptation using a fast reconfiguration manager. Microprocessors and Microsystems, Article en collaboration avec le LEAT de Nice PLATZNER : A heuristic approach to schedule periodic realtime tasks on reconfigurable hardware, Field Programmable Logic and Applications , 2005. International Conference on, pp.34-568, 2005.

D. Klaus and P. Marco, An edf schedulability test for periodic tasks on reconfigurable hardware devices, SIGPLAN Not, vol.41, issue.7 2, pp.93-102, 2006.

D. Demigny, M. Paindavoine, S. Weberev62-]-g, and C. R. Estrin, Architecture a reconfiguration dynamique pour le traitement temps reel des images Technique et Science de information Numero Special Architectures Reconfigurables VISWANATHAN : Organization of a " fixed-plus-variable " structure computer for computation of eigenvalues and eigenvectors of real symmetric matrices, J. ACM, vol.20, issue.91, pp.41-60, 1962.

C. [. Franzmeier, M. Pohl, U. Porrmann, and . Ruckert, Hardware accelerated data analysis, Parallel Computing in Electrical Engineering, 2004.

M. Gokhale, P. Graham, E. Johnson, N. Rollins, and M. Wirthlin, Dynamic reconfiguration for management of radiation-induced faults in fpgas, Parallel and Distributed Processing Symposium Proceedings. 18th International, p.145, 2004.

J. [. Hübner and . Becker, Exploiting dynamic and partial reconfiguration for fpgas : toolflow, architecture and system integration, Proceedings of the 19th annual symposium on Integrated circuits and systems design, SBCCI '06, pp.1-4, 2006.

H. Michael, B. Tobias, and J. Becker, Real-time lut-based network topologies for dynamic and partial fpga self-reconfiguration : Software-controlled dynamically swappable hardware design in partially reconfigurable systems, Proceedings of the 17th symposium on Integrated circuits and system design, pp.28-32, 2004.

]. J. Hkkp07a, B. Hagemeyer, M. Keltelhoit, and . Koester, POMNANN : A design gas, pp.331-338

H. Jens, K. Boris, K. Markus, P. Mario, C. Hubner et al., Design of homogeneous communication infrastructures for partially reconfigurable fpgas Elementary block based 2-dimensional dynamic and partial reconfiguration for virtex-ii fpgas, Parallel and Distributed Processing Symposium, pp.238-247, 2006.

]. M. Hsb06b, C. Hubner, J. Schuck, and . Becker, Elementary block based 2-dimensional dynamic and partial reconfiguration for virtex-ii fpgas, p.54, 2006.

A. [. Jara-berrocal and . Gordon-ross, VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), pp.837-842, 2010.
DOI : 10.1109/DATE.2010.5456934

[. Slavisa, J. D. Jagger, D. Sealjtw07-]-s, C. Jovanovic, S. Tanougast et al., Armarchitecture referencemanual A hardware preemptive multitasking mechanism based on scan-path register structure for fpga-based reconfigurable systems, Pearson Education Adaptive Hardware and Systems, pp.88-819, 2000.

S. Jovanovic, C. Tanougast, S. Weberjtwb07-]-s, C. Jovanovic, S. Tanougast et al., A new high-performance scalable dynamic interconnection for fpga-based reconfigurable systems In Application-Specific Systems, Architectures and Processors Cunoc : A scalable dynamic noc for dynamically reconfigurable fpgas BOBDA : A new deadlock-free fault-tolerant routing algorithm for noc interconnections, ASAP 2008. International Conference on Field Programmable Logic and Applications FPL 2007. International Conference on Field Programmable Logic and Applications, 2009. FPL 2009. International Conference onKBT09] Dirk KOCH, Christian BECKHOFF et Jurgen TEICH : A communication architecture for complex runtime reconfigurable systems and its implementation on spartan-3 fpgas, pp.61-66, 2007.

C. [. Koch, J. Haubelt, and . Teich, Efficient Reconfigurable On-Chip Buses for FPGAs, 2008 16th International Symposium on Field-Programmable Custom Computing Machines, pp.287-290, 2008.
DOI : 10.1109/FCCM.2008.33

. Lbm-+-06-]-p, B. Lysaght, J. Blodget, J. Mason, B. Young et al., Invited paper : Enhanced architectures, design methodologies and cad tools for dynamic reconfiguration of xilinx fpgas Thilo (1). 30 [Liu08] Ting LIU : Optimisation par synthese architecturale des methodes de partitionnement temporel pour les circuits reconfigurables, pp.1-6, 2006.

N. Marques, H. Rabah, E. Dabellani, and S. Weber, Efficient reconfigurable entropy coder for embedded multi-standards video adaptation, CVPR 2011 WORKSHOPS, pp.144-149, 2011.
DOI : 10.1109/CVPRW.2011.5981836

URL : https://hal.archives-ouvertes.fr/hal-00649155

N. Marques, H. Rabah, E. Dabellani, and S. Weber, Partially reconfigurable entropy encoder for multi standards video adaptation [OV01] I. OUAISS et R. VEMURI : Hierarchical memory mapping during synthesis in fpga-based reconfigurable computers, Consumer Electronics (ISCE), 2011 IEEE 15th International Symposium on Design, Automation and Test in Europe Conference and Exhibition 2001. Proceedings, pp.492-496, 2001.

A. Oetken, S. Wildermann, J. Teich, and D. Koch, A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs, 2010 International Conference on Field Programmable Logic and Applications, pp.234-239, 2010.
DOI : 10.1109/FPL.2010.54

T. Pionteck, C. Albercht, R. Koch, E. M. Maehlepb99-]-k, D. Purna et al., Adaptive communication architectures for runtime reconfigurable system-on-chips Temporal partitioning and scheduling data flow graphs for reconfigurable computers, Computers IEEE Transactions on, vol.18, issue.806, pp.275-289, 1999.

P. Thilo, K. Roman, and A. Carsten, Applying partial reconfiguration to networks-on-chips, In FPL, vol.80, pp.1-6, 2006.

T. Pionteck, R. Koch, and C. Albercht, MAEHLE : A design technique for adapting number and boundaries of reconfigurable modules at runtime. Hindawi, pp.55-56, 2009.

J. [. Silva and . Ferreira, Generation of partial fpga configurations at run-time, pp.367-372, 2008.

[. Tsai, Ming-Der SHIEH : A reconfigurable architecture for entropy decoding and idct in h.264, VLSI Design, Automation and Test ; VLSI-DAT '09. International Symposium on, pp.279-282, 2009.

[. Chen-;-chun-jen and T. , Stbus communication system : concept and definition . stmicrolelectronique internal document Hardware-assisted syntax decoding model for software avc/h.264 decoders, Circuits and Systems. ISCAS, pp.76-118, 2009.

. E. Vbr-+-96-]-j, P. Vuillemin, D. Bertin, M. Roncin, H. H. Shand et al., Programmable active memories : reconfigurable systems come of age

W. Grant, W. David, and K. , The management of applications for reconfigurable computing using an operating system, Very Large Scale Integration (VLSI) Systems, pp.56-69, 1996.

W. Herbert, N. Samuel, P. Marco, W. Herbert, P. Marco et al., Xf-board : A prototyping platform for reconfigurable hardware operating systems A runtime environment for reconfigurable hardware operating systems Fast online task placement on fpgas : Free space partitioning and 2d-hashing. Parallel and Distributed Processing Symposium, International An efficient algorithm for finding empty space for reconfigurable systems, Proceedings of the 4th International Conference on Engineering of Reconfigurable Systems and Architectures (ERSA). CSREA. Press Theoretical Aspects of Software Engineering Third IEEE International Symposium on, pp.54-831, 2003.

X. Inc and E. Emi, Difference-based partial reconfiguration, p.32

. Xild and X. Inc, Ug208 early access partial reconfigurable user guide, p.32, 2006.

. Xilf, X. Inc, X. Inc, L. Davin, and P. Mike, Virtex 6 fpga configuration user guide, nov. 2010. available online Two flows for partial reconfiguration, p.30

X. Inc and M. Mounir, Creating an opb ipif-based ip and using it in edk ; xapp967 (v1.1) february 26, p.45, 2007.

[. Liang-gee-chen, R. Chang, and . Chang, Design and implementation of a bitstream parsing coprocessor for mpeg-4 video system-on-chip solution, International SYMPOSIUM, éditeur : VLSI Technology, Systems, and Applications, pp.188-191, 2001.