Modeling and FPGA implementation of reconfigurable transcoder for real time video adaptation, 2013 IEEE 20th International Conference on Electronics, Circuits, and Systems (ICECS) ,
DOI : 10.1109/ICECS.2013.6815421
Methodology and reconfigurable architecture for effective placement of variable-size hardware tasks, Colloque national, GDR SOC-SIP 2013 Methodology and reconfigurable architecture for effective placement of variable-size hardware tasks, p.2013 ,
Modélisation et estimation des performances de la reconfiguration ,
Ecole d'hiver Francophone sur les Technologies de Conception des Systèmes embarqués Hétérogènes 2012 A novel framework for the design of adaptable reconfigurable regions for the placement of variable-sized ip cores, Embedded Systems Letters, p.2012 ,
Utilisation des threads dynamiques pour la modélisation de la reconfiguration dynamique, Colloque national, GDR SOC-SIP, 2011. ,
An effcient vlsi implementation of h.264/avc intra-frame transcoder, Electronics, Circuits and Systems (ICECS), 18 th IEEE International Conference on, pp.1-4, 2011. ,
Partially reconfigurable entropy encoder for multi standards video adaptation, 2011 IEEE 15th International Symposium on Consumer Electronics (ISCE), pp.492-496, 2011. ,
DOI : 10.1109/ISCE.2011.5973879
URL : https://hal.archives-ouvertes.fr/hal-00649150
Effcient reconfigurable entropy coder for embedded multi-standards video adaptation, in Computer Vision and Pattern Recognition Workshops (CVPRW), IEEE Computer Society Conference on10] E. Dabellani, N. Marques, H. Rabah, Y. Berviller, and S, pp.144-149, 2011. ,
Architecture reconfigurable pour le transcodage vidéo mpeg appliqué à la conservation et l'archivage de contenus vidéo, 5éme workshop Applications Médicales de l'Informatique Marques, E. Dabellani, Y. Berviller, H. Rabah, and S. Weber, 2010. ,
Dynamic module library for system level modeling and simulation of dynamically reconfigurable systems, Journal of computers, vol.3, issue.39, pp.55-62, 2008. ,
Site du projet ardmahn -http ,
Modelling and simulation of dynamic and partially reconfigurable systems using systemc, VLSI, 2007. ISVLSI'07. IEEE Computer Society Annual Symposium on, pp.35-40, 2007. ,
SystemC : From the ground up, 2010. ,
An Efficient H.264 VLSI Advanced Video Encoder, 2006 13th IEEE International Conference on Electronics, Circuits and Systems, pp.545-548, 2006. ,
DOI : 10.1109/ICECS.2006.379846
A Methodology for Modelling and Simulation of Dynamic and Partially Reconfigurable Systems, Dynamic Modelling, vol.1, p.39, 2010. ,
DOI : 10.5772/7094
Highly parallel rate-distortion optimized intra-mode decision on multicore graphics processors. Circuits and Systems for Video Technology Video coding on multicore graphics processors, IEEE Transactions on Signal Processing Magazine IEEE, vol.19, issue.112, pp.1692-1703, 2009. ,
A High Performance CAVLC Encoder Design for MPEG-4 AVC/H.264 Video Coding Applications, 2006 IEEE International Symposium on Circuits and Systems, pp.4-36, 2006. ,
DOI : 10.1109/ISCAS.2006.1693465
A hardware implementation of a run-time scheduler for reconfigurable systems. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.19, issue.43, pp.1263-1276, 2011. ,
Combined cavlc decoder, inverse quantizer, and transform kernel in compact h. 264/avc decoder. Circuits and Systems for Video Technology, IEEE Transactions on, vol.19, issue.1, pp.53-62, 2009. ,
Combined cavlc decoder and inverse quantizer for efficient h. 264/avc decoding, Circuits and Systems IEEE Asia Pacific Conference on, pp.259-262, 2006. ,
Adaptive transcoding proxy architecture for video streaming in mobile networks, Image Processing, 2005. ICIP 2005. IEEE International Conference on, pp.700-723, 2005. ,
Transrating by frequencies selectivity for h. 264/avc intra pictures, Broadband Multimedia Systems and Broadcasting, 2009. BMSB'09. IEEE International Symposium on, pp.1-7, 2009. ,
URL : https://hal.archives-ouvertes.fr/hal-00474152
Design space exploration for partially reconfigurable architectures in real-time systems, Journal of Systems Architecture, p.42, 2013. ,
Farm : Fast reconfiguration manager for reducing reconfiguration time overhead on fpga, Reconfigurable Computing : Architectures, Tools and Applications, pp.253-260, 2011. ,
Dynamic and partial reconfiguration transaction-level modeling in systemc, Colloque GDR SoC/SiP (System On Chip-System In Package), p.42, 2011. ,
Communication internet : La vérité sur le débit des connexions internet -http ,
Architecture à reconfiguration dynamique : Application au traitement temps réel des images ,
Methodology for high level estimation of fpga power consumption, Technique et science informatiques Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific, pp.1087-1112, 1999. ,
Site web ffmpeg -http ://www.ffmpeg.org/. 22 [FUJ09] FUJITSU : Full hd h.264/mpeg-2 encoder-transcoder ics. Rapport technique, FUJITSU, p.26, 2009. ,
The architecture of fast h, p.264 ,
Aspects of object oriented hardware modelling with systemc-plus, System on Chip Design Languages, pp.213-223, 2002. ,
Powerful video compression for professional hd applications mustang asic. Rapport technique Elementary block based 2- dimensional dynamic and partial reconfiguration for virtex-ii fpgas, Parallel and Distributed Processing Symposium 20th International, pp.37-45, 2006. ,
Low complexity transcoder for mpeg2 to h. 264, Computer Science and Engineering, 2009. WCSE'09. Second International Workshop on, pp.22-242, 2005. ,
Badaboom 1.0 uses nvidia gpus to transcode video Rapport technique, nvidia A framework for dynamically configurable and reconfigurable network-based multimedia adaptations, Journal of Internet Technology, vol.5, issue.4, pp.25363-372, 2004. ,
Invited paper : Enhanced architectures, design methodologies and cad tools for dynamic reconfiguration of xilinx fpgas, Field Programmable Logic and Applications, 2006. FPL'06. International Conference on, pp.1-6 ,
Run-time partial reconfiguration speed investigation and architectural design space exploration ,
Reducing bandwidth requirement for delivering video over wide area networks with proxy server. Multimedia, IEEE Transactions on, vol.4, issue.4, pp.539-550, 2002. ,
264/avc to mpeg-2 video transcoding architecture, Proceedings of the Conference on Telecommunications, pp.449-452, 2007. ,
Partially reconfigurable entropy encoder for multi standards video adaptation Exploitation of run-time partial reconfiguration for dynamic power management in xilinx spartan iii-based systems, Consumer Electronics (ISCE), 2011 IEEE 15th International Symposium on, pp.492-496, 2007. ,
Tp systemc inf 227 Marte based modeling approach for partial dynamic reconfigurable fpgas, Embedded Systems for Real-Time Multimedia, pp.38-47, 2008. ,
Marte based design flow for partially reconfigurable systems-on-chips Cavlc encoder design for real-time mobile video applications. Circuits and Systems II : Express Briefs, 17th IFIP, pp.38-54873, 2007. ,
A systemc language extension for high-level reconfiguration modelling Forum on Rechannel : Describing and simulating reconfigurable hardware in systemc, Specification, Verification and Design Languages, pp.55-60, 2008. ,
Reducing the reconfiguration overhead : a survey of techniques, ERSA, pp.191-194, 2007. ,
General-purpose computing on the gpu (gpgpu) - http ://www.think-techie.com09/general-purpose-computing-on-gpu- gpgpu.html. ix Caching strategies in transcodingenabled proxy systems for streaming media distribution networks. Multimedia, IEEE Transactions on, vol.6, issue.2, pp.25375-386, 2004. ,
Osss+ r : A framework for application level modelling and synthesis of reconfigurable systems, Design, Automation & Test in Europe Conference & Exhibition, pp.970-975, 2009. ,
An efficient hardware architecture of intra prediction and tq/iqit module for h. 264 encoder, IEEE ETRI journal, vol.27, issue.5, pp.41-511, 2005. ,
Streaming video over the internet : approaches and directions. Circuits and Systems for Video Technology, IEEE Transactions on, vol.11, issue.3, pp.282-300, 2001. ,
Avivo video converter redux and ati stream quicklook Rapport technique, ATI Online scheduling for block-partitioned reconfigurable devices, Proceedings of the conference on Design, Automation and Test in Europe, pp.25-10290, 2003. ,
Low-power h. 264/avc baseline decoder for portable applications, Low Power Electronics and Design (ISLPED) ACM/IEEE International Symposium on, pp.256-261, 2007. ,
A five-stage pipeline, 204 cycles/mb, single-port sram-based deblocking filter for h. 264/avc. Circuits and Systems for Video Technology, IEEE Transactions on, vol.18, issue.3, pp.363-374, 2008. ,
A power-efficient and self-adaptive prediction ,
Powerefficient vlsi implementation of bitstream parsing in h. 264/avc decoder, Circuits and Systems ISCAS 2006. Proceedings. 2006 IEEE International Symposium on, pp.4-28, 2006. ,
Priority-based heading one detector in h. 264/avc decoding, XIL96] XILINX : Xc6200 field programmable gate arrays, pp.18-18, 1996. ,
Methods for power/throughput/area optimization of h. 264/avc decoding, Journal of Signal Processing Systems, vol.60, issue.28, pp.131-145, 2010. ,