P. Alfke, Efficient shift register, LFSR counters, and long pseudo-random sequence generators, Application Note, 1995.

. [. Andraka, A survey of CORDIC algorithms for FPGA based computers, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays , FPGA '98, 1998.
DOI : 10.1145/275107.275139

F. Arnault, T. P. Berger, and A. Necer, Feedback With Carry Shift Registers Synthesis With the Euclidean Algorithm, IEEE Transactions on Information Theory, vol.50, issue.5, pp.910-917, 2004.
DOI : 10.1109/TIT.2004.826651

URL : https://hal.archives-ouvertes.fr/hal-00068422

F. [. Arnould, A. Monteiro, P. Dandache, and . Jean, Digital frequency synthesizer architectures, Proc. DCIS'2005, 2005.

F. [. Arnould, A. Monteiro, and . Dandache, A digital frequency shift keying demodulator, Proc. ICECS'06, 2006.

J. Badrikian, Mathématiques pour téléinformatique : codes correcteurs : principes et exemples, 2002.

M. [. Bellaouar, A. M. O-'brecht, M. I. Fahim, and . Elmasry, Low-power direct digital frequency synthesis for wireless communications, IEEE Journal of Solid-State Circuits, vol.35, issue.3, pp.385-390, 2000.
DOI : 10.1109/4.826821

M. Bellanger, Traitement numérique du signal ? théorie et pratique, 7ème édition, 2002.

. [. Berlekamp and . Brenner, Algebraic Coding TheoryA technical tutorial on the IEEE 802.11 protocol, 1968.

M. Busby-À, T. /. Ip, . Osman-eyrolles, and . Multimedia, Introduction, 2000.

J. [. Cardells-tormo, V. Valls-coquillat, V. Almenar-terre, and . Torres-carot, Efficient FPGA-based QPSK Demodulation Loops: Application to the DVB Standard, Proc. 12th Int. Conf. on Field-Programmable Logic and Applications, pp.112-121, 2002.
DOI : 10.1007/3-540-46117-5_12

J. [. Cardells-tormo and . Valls-coquillat, Area-optimized implementation of quadrature direct digital frequency synthesizers on LUT-based FPGAs, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.50, issue.3, pp.135-138, 2003.
DOI : 10.1109/TCSII.2003.809716

. [. Cheung, Performance of a CE16QAM modem in a regenerative satellite system, International Journal of Satellite Communications, vol.136, issue.5, pp.425-434, 1989.
DOI : 10.1002/sat.4600070507

. [. Comer, TCP/IP architecture, protocoles, applications, 3 me édition, 2000.

J. [. Curticapean and . Niittylahti, Low-power direct digital frequency synthesizer, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144), pp.822-825, 2000.
DOI : 10.1109/MWSCAS.2000.952882

J. [. Curticapean and . Niittylahti, A hardware efficient direct digital frequency synthesizer, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483), pp.51-54, 2001.
DOI : 10.1109/ICECS.2001.957664

[. Caro, E. Napoli, and A. G. Strollo, ROM-less direct digital frequency synthesizers exploiting polynomial approximation, Proc. 9th Int

F. [. Dick and . Harris, FPGA QAM Demodulator Design, Proc. 12th Int
DOI : 10.1007/3-540-46117-5_13

J. Duprat and J. Muller, The CORDIC algorithm: new results for fast VLSI implementation, IEEE Transactions on Computers, vol.42, issue.2, pp.168-178, 1993.
DOI : 10.1109/12.204786

. Ph, R. Fraisse, D. Protière, and . Marty-dessus, Télécommunications 1 : Transmission de l'information, 1999.

M. Gagnaire, Boucles d'accès haut débits, Joindot, Communications numériques, 1996.

M. Goresky and A. Klapper, Fibonacci and Galois representations of feedback-with-carry shift registers, IEEE Transactions on Information Theory, vol.48, issue.11, pp.2816-2836, 2002.
DOI : 10.1109/TIT.2002.804048

. [. Grass, On the single-chip implementation of a Hiperlan/2 and IEEE 802.11a capable modem, IEEE Personal Communications, vol.8, issue.6, pp.48-57, 2001.
DOI : 10.1109/98.972168

. [. Green, Linear complexity of modulo-m power residue sequences, IEE Proc. ? Computers and Digital Techniques, pp.385-390, 2004.
DOI : 10.1049/ip-cdt:20041115

G. Hampson and P. , A VHDL implementation of a CORDIC arithmetic processor chip, 1994.

T. [. Hanzo, B. L. Liew, and . Yeap, Turbo Coding, Turbo Equalisation and Space-Time Coding for Transmission over Fading Channels, 2002.

P. [. Hentinen, R. M. Laiho, and . Särkilahti, A Digital Demodulator for PSK Signals, IEEE Transactions on Communications, vol.21, issue.12, pp.1352-1360, 1993.
DOI : 10.1109/TCOM.1973.1091611

[. Hu, CORDIC-based VLSI architectures for digital signal processing, IEEE Signal Processing Magazine, vol.9, issue.3, pp.16-35, 1992.
DOI : 10.1109/79.143467

E. [. Kang and J. Swartzlander, A digit-pipelined direct digital frequency synthesis architecture, Proc. IEEE Workshop on Signal Processing Systems, pp.224-229, 2003.

E. [. Kang and J. Swartzlander, Digit-pipelined direct digital frequency synthesis based on differential CORDIC, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.53, issue.5, pp.1035-1044, 2006.
DOI : 10.1109/TCSI.2005.862183

M. [. Kofman and . Gagnaire, Reseaux haut debit : Tome I Reseaux ATM et reseaux locaux, 2 me édition, 1999.

M. Kozak and I. Kale, A pipelined noise shaping coder for fractional-N frequency synthesis, IEEE Transactions on Instrumentation and Measurement, vol.50, issue.5, pp.1154-1161, 2001.
DOI : 10.1109/19.963176

D. [. Langlois, Hardware optimized direct digital frequency synthesizer architecture with 60 dBc spectral purity, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353), pp.361-364, 2002.
DOI : 10.1109/ISCAS.2002.1010715

C. [. Lee and . Chen, A mixed-signal GFSK demodulator for Bluetooth, IEEE Trans. Circuits and Systems?II : Express Briefs, vol.53, issue.3, pp.197-201, 2006.

H. [. Lidl and . Niederreiter, Introduction to Finite Fields and Their Applications, 1986.
DOI : 10.1017/CBO9781139172769

S. Lin, D. J. Costello, and J. , Error Control Coding : Fundamentals and Applications, N.J, 1983.

[. Liu, T. Yu, and H. Tsao, Pipeline direct digital frequency synthesiser using decomposition method, IEE Proc. ? Circuits, Devices and Systems, pp.141-144, 2001.
DOI : 10.1049/ip-cds:20010158

J. L. Massey, Shift-register synthesis and BCH decoding, IEEE Transactions on Information Theory, vol.15, issue.1, pp.122-127, 1969.
DOI : 10.1109/TIT.1969.1054260

. [. Mattis, A new modem structure for data transmission, IEEE Transactions on Consumer Electronics, vol.39, issue.4, pp.878-886, 1993.
DOI : 10.1109/30.267412

L. [. Mencer, M. Séméria, J. Morf, and . Delosme, Application of reconfigurable CORDIC architectures, J. VLSI Signal Processing, vol.24, pp.2-3, 2000.

W. [. Nahm and . Sung, A fast direction sequence generation method for CORDIC processors, Proc. IEEE Int. Conf. on Acoustics, Speech, and Signal Processing (ICASSP'97, pp.21-24, 1997.

H. [. Nicholas, B. Samueli, and . Kim, The optimization of direct digital frequency synthesizer performance in the presence of finite word length effects, Proceedings of the 42nd Annual Frequency Control Symposium, 1988., pp.357-363, 1998.
DOI : 10.1109/FREQ.1988.27625

. [. Page, An application of DSP to voiceband modems, BT Technology J, vol.10, issue.1, pp.80-100, 1992.

. [. Phatak, Double step branching CORDIC: a new algorithm for fast sine and cosine generation, IEEE Transactions on Computers, vol.47, issue.5, pp.587-602, 1998.
DOI : 10.1109/12.677251

. [. Philip, Etude et développement d'une nouvelle architecture de processeur DSP dédiée aux applications modem en télécommunications sur câble TV, 1998.

C. [. Priyanto, Y. L. Law, and . Guan, Design & implementation of all digital I-Q modulator and demodulator for high speed WLAN in FPGA, 2003 IEEE Pacific Rim Conference on Communications Computers and Signal Processing (PACRIM 2003) (Cat. No.03CH37490), pp.659-662, 2003.
DOI : 10.1109/PACRIM.2003.1235867

. [. Ristenblatt, Pseudo-random binary coded waveforms", Modern Radar, pp.274-314, 1965.

B. [. Samueli and . Wong, A VLSI architecture for a high-speed all-digital quadrature modulator and demodulator for digital radio applications, IEEE Journal on Selected Areas in Communications, vol.8, issue.8, pp.1512-1519, 1990.
DOI : 10.1109/49.62829

J. [. Sarrigeorgidis and . Rabaey, Ultra Low Power CORDIC Processor for Wireless Communication Algorithms, The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology, vol.38, issue.2, pp.115-130, 2004.
DOI : 10.1023/B:VLSI.0000040424.11334.34

J. Savir and W. H. Mcanney, A multiple seed linear feedback shift register, IEEE Transactions on Computers, vol.41, issue.2, pp.250-252, 1992.
DOI : 10.1109/12.123404

. [. Scholefield, Shift registers generating maximum length sequences, Electronic Technology, vol.37, pp.389-394, 1960.

. [. Shannon, A Mathematical Theory of Communication, Bell System Technical Journal, vol.27, issue.3, pp.379-423, 1948.
DOI : 10.1002/j.1538-7305.1948.tb01338.x

A. Singh, Comparison of branching CORDIC implementations, Proc. IEEE Int. Conf. on Application-Specific Systems, Architectures, and Processors, pp.215-225, 2003.

G. [. Sodagar and . Lahiji, A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation, Part II : Analog and Digital Signal Processing, pp.850-857, 2001.
DOI : 10.1109/82.964999

Y. Song and B. Kim, Quadrature direct digital frequency synthesizers using interpolation-based angle rotation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.12, issue.7, pp.701-710, 2004.
DOI : 10.1109/TVLSI.2004.830921

M. R. Stan, Synchronous up/down counter with clock period independent of counter size, Proceedings 13th IEEE Sympsoium on Computer Arithmetic, pp.274-281, 1997.
DOI : 10.1109/ARITH.1997.614905

. [. Stein, Les modems pour la transmission de données numériques, 2ème édition, 1991.

D. B. Thomas and W. Luk, High Quality Uniform Random Number Generation for Massively Parallel Simulations in FPGAS, 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05)
DOI : 10.1109/RECONFIG.2005.24

J. Tierney, C. M. Rader, and B. Gold, A digital frequency synthesizer, IEEE Transactions on Audio and Electroacoustics, vol.19, issue.1, pp.48-57, 1971.
DOI : 10.1109/TAU.1971.1162151

A. [. Torosyan and . Willson-jr, Analysis of the output spectrum for direct digital frequency synthesizers in the presence of phase truncation and finite arithmetic precision, ISPA 2001. Proceedings of the 2nd International Symposium on Image and Signal Processing and Analysis. In conjunction with 23rd International Conference on Information Technology Interfaces (IEEE Cat. No.01EX480), pp.19-21, 2001.
DOI : 10.1109/ISPA.2001.938673

J. Valls, M. Kuhlmann, and K. K. Parhi, Evaluation of CORDIC Algorithms for FPGA Design, The Journal of VLSI Signal Processing, vol.32, issue.3, pp.207-222, 2004.
DOI : 10.1023/A:1020205217934

. [. Vankka, Methods of mapping from phase to sine amplitude in direct digital synthesis, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control, vol.44, issue.2, pp.526-534, 1997.
DOI : 10.1109/58.585137

J. E. Volder, The CORDIC Trigonometric Computing Technique, IRE Transactions on Electronic Computers, vol.8, issue.3, pp.330-334, 1959.
DOI : 10.1109/TEC.1959.5222693

J. E. Volder, The birth of CORDIC, The Journal of VLSI Signal Processing, vol.25, issue.2, pp.101-105, 2000.
DOI : 10.1023/A:1008110704586

J. S. Walther, A unified algorithm for elementary functions, Proceedings of the May 18-20, 1971, spring joint computer conference on, AFIPS '71 (Spring), pp.379-385, 1971.
DOI : 10.1145/1478786.1478840

V. [. Wang, E. E. Piuri, and . Swartzlander, Hybrid CORDIC algorithms, IEEE Transactions on Computers, vol.46, issue.11, pp.1202-1207, 1997.
DOI : 10.1109/12.644295

. [. Watsonweav90-]-l, R. J. Weaver, and . Kerr-feb, Primitive polynomials (mod 2)High resolution phase to sine amplitude conversion, Math. Comp. US. Patent, vol.16, issue.4, pp.368-369, 1962.

A. [. Xu and . Klapper, Feedback with Carry Shift Registers over Z / (N), Proc. Int. Conf. on Sequences and Their Applications (SETA'98), 1998.
DOI : 10.1007/978-1-4471-0551-0_29

R. Xue, Q. Xu, K. F. Chang, and K. W. Tam, A New Method of an IF I/Q Demodulator for Narrowband Signals, 2005 IEEE International Symposium on Circuits and Systems, 2005.
DOI : 10.1109/ISCAS.2005.1465462