P. Springer, Assessing Application Vulnerability to Radiation-Induced SEUs in Memory, NASA Technical Reports Server, 2001.

C. Ting and C. Moore, Mup21: a high performance MISC processor, Forth Dimensions, 1995.

M. Yuchang, L. Hongwei, and Y. Xiaozong, Efficient Fault Tree Analysis of Complex Fault Tolerant Multiple-Phased Systems " . Tsinghua Science and Technology, International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS08), pp.122-127, 2007.

?. Références and . Belhadaoui, Conception sûre des systèmes mécatroniques intelligents pour des applications critiques, Thèse de Doctorat en cotutelle entre l'Institut National Polytechnique de Lorraine (INPL) et l'École Nationale Supérieure d'Électricité et de Mécanique (ENSEM ? Casablanca ? Maroc

M. Jallouli, C. Diou, F. Monteiro, and &. A. Dandache, Stack processor architecture and development methods suitable for dependable applications, Proc. 3 rd International Workshop on Reconfigurable Communication Centric System-On-Chips (ReCoSoC'07), 2007.

A. Aubry, G. Dandache, &. H. Buchheit, and . Medromi, Dependability Consequences of Fault-Tolerant Technique Integrated in Stack Processor Emulator using Information Flow Approach, Proc. Of The IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS08), 2008.
URL : https://hal.archives-ouvertes.fr/hal-00167353

G. Malassé, J. Buchheit, &. H. Aubry, and . Medromi, Evaluation of important reliability parameters using VHDL-RTL modelling and information flow approach, Proc. of The European Safety and Reliability Conference (ESREL08), 2008.