High-level design flow and environment for FPGA-based dynamic partial reconfiguration - Université de Lorraine Access content directly
Journal Articles International Journal of Electronics Year : 2017

High-level design flow and environment for FPGA-based dynamic partial reconfiguration

Domains

Electronics Micro and nanotechnologies/Microelectronics Hardware Architecture [cs.AR] Signal and Image processing

Hassan Rabah  : Connect in order to contact the contributor

https://hal.univ-lorraine.fr/hal-01727216

Submitted on : Thursday, March 8, 2018-11:54:13 PM

Last modification on : Thursday, April 11, 2024-1:08:13 PM

No file

Dates and versions

hal-01727216 , version 1 (08-03-2018)

Identifiers

Cite

Abdessalem Ben Abdelali, Marwa Hannachi, Mohamed Nidhal Krifa, Hassan Rabah, Abdellatif Mtibaa. High-level design flow and environment for FPGA-based dynamic partial reconfiguration. International Journal of Electronics, 2017, 104 (8), pp.1254 - 1284. ⟨10.1080/00207217.2017.1293172⟩. ⟨hal-01727216⟩

Export

BibTeX XML-TEI Dublin Core DC Terms EndNote DataCite

Collections

CNRS UNIV-LORRAINE INC-CNRS IJL-UL IJL-406
74 View
0 Download

Altmetric

Share

Gmail Mastodon Facebook X LinkedIn More