Hardware Implementation of Secured Socket Communication based on Chaotic Cryptosystem - Université de Lorraine Accéder directement au contenu
Communication Dans Un Congrès Année : 2019

Hardware Implementation of Secured Socket Communication based on Chaotic Cryptosystem

Résumé

Over the last decades, Field Programmable Gate Array (FPGA) boards have seen their use widely spread in different research topics. This can be explained by their low power consumption, their ability of enhancing the performances, and the several functions that can be included in those circuits. One major function delivered by FPGA boards is to be reconfigurable which helps during the development and validation stages, since it is always possible to correct just the program and to reload it in the circuit. Using these advantages and functions was the main idea of our work. In this paper, we will show how to design and to implement a Pseudorandom-Key-Generator that can be used to secure a socket-based communication. The proposed key-generator, created by solving the Lorenz chaos-system, has the main task of delivering at each opened channel a new 32-bit key that is used for encrypting/decrypting data. The proposed approach is implemented and tested using Xilinx Zync702 Boards.
Fichier non déposé

Dates et versions

hal-02972299 , version 1 (20-10-2020)

Identifiants

Citer

Belqassim Bouteghrine, Mohammed Rabiai, Camel Tanougast, Said Sadoudi. Hardware Implementation of Secured Socket Communication based on Chaotic Cryptosystem. 2019 International Conference on Cyber Security and Protection of Digital Services (Cyber Security), Jun 2019, Oxford, United Kingdom. pp.1-4, ⟨10.1109/CyberSecPODS.2019.8884879⟩. ⟨hal-02972299⟩
35 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More