HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

A Design Methodology for Power Electronics Digital Control based on an FPGA in the Loop Prototyping

Abstract : This paper presents a methodology to design and prototype an FPGA-based fully digital controller for power electronics systems. A Top-down methodology is used to study step by step the digital adaptation and implementation of the control algorithm. Finally, an experimental FPGA in the loop prototype is achieved, based on MATLAB/SimPower Systems and Altera DSP Builder mixed simulation tools. Modeling, mixed simulation and FPGA in the loop prototyping are achieved in a unique design environment. An application using the proposed methodology is studied: a fully digital controller for a single- phase parallel active power filter. The controller is described and the control algorithm examined with FPGA in the loop prototyping.
Document type :
Conference papers
Complete list of metadata

https://hal.univ-lorraine.fr/hal-03565818
Contributor : Philippe Poure Connect in order to contact the contributor
Submitted on : Friday, February 11, 2022 - 11:16:08 AM
Last modification on : Monday, March 21, 2022 - 8:47:41 AM

Identifiers

Citation

S. Karimi, Philippe Poure, Y. Berviller, S. Saadate. A Design Methodology for Power Electronics Digital Control based on an FPGA in the Loop Prototyping. 2007 14th IEEE International Conference on Electronics, Circuits and Systems (ICECS '07), Dec 2007, Marrakech, Morocco. pp.701-704, ⟨10.1109/ICECS.2007.4511088⟩. ⟨hal-03565818⟩

Share

Metrics

Record views

7