HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation

Exploration multicritères d'architectures à Reconfiguration Dynamique

Abstract : Days after days, new dynamically reconfigurable circuits provides more flexibility and possibilities to implement various algorithms. If progress is significant with regard to the material, an efficient implementation is hard to define according to this new flexibility. It provides to the developers a vast field of solutions meeting their needs. Today, available reconfigurable circuits from the main FPGA companies do not have efficient methods and tools necessary to a good management these components. The goal of this work is to provide tools allowing a complete exploration of the possibilities offered by dynamic reconfiguration for the implementation of an algorithm. We can thus give to the developers an overview of the performances that such or such manner of splitting its application will achieve. The result is then to allow an faster , simpler and less constraining implementation using the dynamic reconfiguration which still appear complex to a beginner in the world of reconfigurable computing.
Document type :
Complete list of metadata

Contributor : Thèses Ul Connect in order to contact the contributor
Submitted on : Thursday, March 29, 2018 - 10:43:37 AM
Last modification on : Thursday, September 2, 2021 - 10:34:02 AM

Links full text


  • HAL Id : tel-01746731, version 1



Philippe Brunet. Exploration multicritères d'architectures à Reconfiguration Dynamique. Autre. Université Henri Poincaré - Nancy 1, 2004. Français. ⟨NNT : 2004NAN10195⟩. ⟨tel-01746731⟩



Record views