A generic, configurable and efficient architecture for first and second generation discrete wavelet packet transform with ultra-high speed and low-cost FPGA implementation - Université de Lorraine Accéder directement au contenu
Communication Dans Un Congrès Année : 2019

A generic, configurable and efficient architecture for first and second generation discrete wavelet packet transform with ultra-high speed and low-cost FPGA implementation

Fichier non déposé

Dates et versions

hal-03293396 , version 1 (21-07-2021)

Identifiants

Citer

Mouhamad Chehaitly, Mohamed Tabaa, Fabrice Monteiro, Abbas Dandache. A generic, configurable and efficient architecture for first and second generation discrete wavelet packet transform with ultra-high speed and low-cost FPGA implementation. TECHNOLOGIES AND MATERIALS FOR RENEWABLE ENERGY, ENVIRONMENT AND SUSTAINABILITY: TMREES19Gr, Sep 2019, Athens, Greece. pp.020090, ⟨10.1063/1.5138576⟩. ⟨hal-03293396⟩
21 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More