A new FPGA-based DPLL algorithm to improve SAT solvers - Université de Lorraine
Conference Papers Year : 2015
No file

Dates and versions

hal-03293452 , version 1 (21-07-2021)

Identifiers

Cite

Khadija Bousmar, Fabrice Monteiro, Zineb Habbas, Sofiene Dellagi, Abbas Dandache. A new FPGA-based DPLL algorithm to improve SAT solvers. 2015 27th International Conference on Microelectronics (ICM), Dec 2015, Casablanca, France. pp.287-290, ⟨10.1109/ICM.2015.7438045⟩. ⟨hal-03293452⟩
15 View
0 Download

Altmetric

Share

More