HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

Implementation and hardware in the loop verification of five-leg converter control system on a FPGA

Abstract : FPGAs are interesting choices for control of power electronics converters and electrical drives. In this paper, implementation of the control method of a reduced switch- count five-leg converter is carried out. Two PWM methods are studied. For verification of the implemented controller in a practical manner, without risking the damaging of the real system, “FPGA in the loop” experiments are performed. It is shown that using the proposed methodology, FPGA implementation and verification is fast and effective. The provided results show the high performance of the implemented controller on the FPGA, therefore the feasibility and suitability of the FPGA for this application is approved.
Document type :
Conference papers
Complete list of metadata

https://hal.univ-lorraine.fr/hal-03565727
Contributor : Philippe Poure Connect in order to contact the contributor
Submitted on : Friday, February 11, 2022 - 10:38:50 AM
Last modification on : Monday, March 21, 2022 - 8:47:41 AM

Identifiers

Collections

Citation

Mahmoud Shahbazi, Mohammad Reza Zolghadri, Philippe Poure, Shahrokh Saadate. Implementation and hardware in the loop verification of five-leg converter control system on a FPGA. IECON 2011 - 37th Annual Conference of IEEE Industrial Electronics, Nov 2011, Melbourne, Australia. pp.4015-4020, ⟨10.1109/IECON.2011.6119966⟩. ⟨hal-03565727⟩

Share

Metrics

Record views

3