FPGA-based fault tolerant scheme with reduced extra-sensor number for WECS with DFIG - Université de Lorraine Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

FPGA-based fault tolerant scheme with reduced extra-sensor number for WECS with DFIG

Résumé

Fast fault detection and converter reconfiguration is necessary for fault tolerant doubly fed induction generator (DFIG) in wind energy conversion systems (WECS) to prevent further damage and to make possible the continuity of service. Extra sensors are needed in order to detect the faults rapidly. In this paper, a very fast FPGA-based fault detection scheme is presented that minimizes the number of additional voltage sensors. A fault tolerant converter topology for this application is studied. Control and fault detection system are implemented on a single FPGA and Hardware in the Loop experiments are performed to evaluate the proposed detection scheme, the digital controller and the fault tolerant structure.
Fichier non déposé

Dates et versions

hal-03565737 , version 1 (11-02-2022)

Identifiants

Citer

Mahmoud Shahbazi, Arnaud Gaillard, Philippe Poure, Mohammad Reza Zolghadri. FPGA-based fault tolerant scheme with reduced extra-sensor number for WECS with DFIG. 2011 IEEE 20th International Symposium on Industrial Electronics (ISIE), Jun 2011, Gdansk, Poland. pp.1595-1601, ⟨10.1109/ISIE.2011.5984398⟩. ⟨hal-03565737⟩
7 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More