Skip to Main content Skip to Navigation
Conference papers

Design of power electronic digital controller based on FPGA/SOC using VHDL-AMS language

Abstract : In this paper, authors detail a Top-down design methodology for Power Electronic digital controller based on Field Programmable Gate Aray or System-On-Chip. This design flow uses VHDL-AMS language. The application case of a shunt three phase power active filter is studied. An optimised architecture is designed and each step is detailed. Each block of the architecture is modeled in VHDL at several abstraction levels, from real data format to specific binary format. To achieve closed loop simulation, analog and power elements are modeled in VHDL-AMS. The whole closed loop system is successfully validated at various abstraction levels of the digital control, using ADVanceMS.
Document type :
Conference papers
Complete list of metadata

https://hal.univ-lorraine.fr/hal-03565834
Contributor : Philippe Poure Connect in order to contact the contributor
Submitted on : Friday, February 11, 2022 - 11:20:33 AM
Last modification on : Thursday, March 10, 2022 - 2:04:16 PM

Identifiers

Collections

Citation

Slavisa Jovanovic, Philippe Poure. Design of power electronic digital controller based on FPGA/SOC using VHDL-AMS language. 2007 IEEE International Symposium on Industrial Electronics, Jun 2007, Vigo, Spain. pp.2301-2306, ⟨10.1109/ISIE.2007.4374966⟩. ⟨hal-03565834⟩

Share

Metrics

Record views

7