Voltage Flip Efficiency Enhancement for Piezo Energy Harvesting - Université de Lorraine Access content directly
Journal Articles Electronics Year : 2021

Voltage Flip Efficiency Enhancement for Piezo Energy Harvesting


This paper presents a voltage flip technique dedicated to enhance the power performance of piezoelectric energy harvesters. The concept draws on the use of a fraction of the stored charge to efficiently flip the voltage across the piezoelectric transducer. The proposed technique, referred to as FAR (Full Active Rectifier), does not require any inductor or additional capacitor and/or complex voltage flipping control. It only needs a reduced set of switches, an active diode and a simple control sequence, and can thus be implemented on a fully integrated circuit. An interface circuit has been designed and fabricated in a 0.35-µm CMOS process. Experimental results revealed that the proposed FAR extracts 19.1 µW from an off-the-shelf piezoelectric transducer when the output voltage is regulated at 1 V with 1 V open-circuit voltage and delivers up to 20% more power than the conventional Switch-only technique under load constraint. It also shows over 11x power efficiency improvement compared to a conventional diode-based full bridge rectifier.
Fichier principal
Vignette du fichier
electronics-10-02400-v3.pdf (2.34 Mo) Télécharger le fichier
Origin Publication funded by an institution

Dates and versions

hal-03355103 , version 1 (26-06-2023)




Vincent Frick, Liana Wassouf, Ehsan Jamshidpour. Voltage Flip Efficiency Enhancement for Piezo Energy Harvesting. Electronics, 2021, ⟨10.3390/electronics10192400⟩. ⟨hal-03355103⟩
43 View
7 Download



Gmail Mastodon Facebook X LinkedIn More