Conception, simulation et implantation sur SOPC d'un analyseur d'impédance rapide dédié aux capteurs et transducteurs piézoélectriques

Abstract : The piezoelectric systems are used in many applications (physical measurements, non-destructive testing). Many of them require fast measurement of the sensor electrical impedance, particularly in the micro systems domain. Therefore this work is dedicated to the design and the development of an impedance analyzer on chip, programmable in frequency and impedance, and implantable in an embedded system of FPGA (field programmable gate array) type. We propose three methods for impedance analysis: a ratiometric measurement, an adaptive parametric modeling of the sensor, and an original method using the feedback control of the excitation voltage by a programmable resistive network. The implementation of algorithms on FPGA target is performed using HIL (Hardware In the Loop) approach
Document type :
Theses
Complete list of metadatas

Cited literature [61 references]  Display  Hide  Download

https://hal.univ-lorraine.fr/tel-01749165
Contributor : Thèses Ul <>
Submitted on : Thursday, March 29, 2018 - 12:08:24 PM
Last modification on : Tuesday, March 12, 2019 - 3:52:07 PM
Long-term archiving on : Friday, September 14, 2018 - 8:18:46 PM

File

DDOC_T_2012_0019_HAMED.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : tel-01749165, version 1

Collections

Citation

Abdulrahman Hamed. Conception, simulation et implantation sur SOPC d'un analyseur d'impédance rapide dédié aux capteurs et transducteurs piézoélectriques. Autre. Université de Lorraine, 2012. Français. ⟨NNT : 2012LORR0019⟩. ⟨tel-01749165⟩

Share

Metrics

Record views

16

Files downloads

50